Electronic device for configuring neural network

    公开(公告)号:US11335399B2

    公开(公告)日:2022-05-17

    申请号:US17011929

    申请日:2020-09-03

    摘要: Disclosed are a first memory cell, a second memory cell, and an amplification circuit. The first memory cell outputs a first voltage through a first bit line or a second voltage through a second bit line, based on first input data received through a first word line and a second word line and a first weight. The second memory cell outputs a third voltage through the first bit line or a fourth voltage through the second bit line, based on second input data received through a third word line and a fourth word line and a second weight. The amplification circuit generates an output voltage having a level corresponding to a sum of a level of a voltage received through the first bit line and a level of a voltage received through the second bit line.

    DISPLAY APPARATUS
    6.
    发明公开
    DISPLAY APPARATUS 审中-公开

    公开(公告)号:US20240324339A1

    公开(公告)日:2024-09-26

    申请号:US18429437

    申请日:2024-02-01

    IPC分类号: H10K59/131 G09G3/3233

    摘要: A display apparatus includes a substrate including a display area, in which a plurality of pixels are arranged, and a peripheral area outside the display area, a data line arranged in the display area and extending in a first direction, a first semiconductor pattern disposed on the data line and extending in a second direction crossing the first direction, a gate line disposed on the first semiconductor pattern and extending in the first direction to cross the first semiconductor pattern, and an anchor located at an end portion of the gate line and having a width greater than a width of the gate line.

    Electronic apparatus and method of manufacturing the same

    公开(公告)号:US11574987B2

    公开(公告)日:2023-02-07

    申请号:US17223505

    申请日:2021-04-06

    IPC分类号: H01L27/32

    摘要: An electronic apparatus includes a first transistor including a first oxide semiconductor pattern, a second transistor including a second oxide semiconductor pattern, a blocking layer including a conductive material, a signal line including a first line and a second line which are disposed on different layers, and a bridge pattern electrically connected to each of the first transistor, the first line of the signal line, and the second line of the signal line, wherein the first line of the signal line and the blocking layer are disposed on a same layer, and the second line of the signal line and the first oxide semiconductor pattern are disposed on a same layer.