Encoding program data based on data stored in memory cells to be programmed
    1.
    发明授权
    Encoding program data based on data stored in memory cells to be programmed 有权
    根据存储在要编程的存储单元中的数据编码程序数据

    公开(公告)号:US09183138B2

    公开(公告)日:2015-11-10

    申请号:US14053893

    申请日:2013-10-15

    IPC分类号: G06F12/02 G11C16/10 G11C13/00

    摘要: A method of programming data in a nonvolatile memory device comprises receiving program data to be programmed in selected memory cells of the nonvolatile memory device, reading data from the selected memory cells, encoding the program data using at least one encoding scheme selected from among multiple encoding schemes according to a comparison of the program data and the read data, generating flag data including encoding information, and programming the encoded program data and the flag data in the selected memory cells.

    摘要翻译: 一种在非易失性存储器件中编程数据的方法包括:接收要在非易失性存储器件的选定存储器单元中编程的程序数据,从所选择的存储器单元读取数据,使用从多个编码中选择的至少一种编码方案对程序数据进行编码 根据程序数据和读取数据的比较,生成包括编码信息的标志数据,以及对选择的存储单元中的编码程序数据和标志数据进行编程的方案。

    Nonvolatile memory device including memory cell array with upper and lower word line groups
    5.
    发明授权
    Nonvolatile memory device including memory cell array with upper and lower word line groups 有权
    包括具有上下字线组的存储单元阵列的非易失存储器件

    公开(公告)号:US08861267B2

    公开(公告)日:2014-10-14

    申请号:US13413118

    申请日:2012-03-06

    摘要: A nonvolatile memory device includes a memory cell array having multiple memory blocks. Each memory block includes memory cells arranged at intersections of multiple word lines and multiple bit lines. At least one word line of the multiple word lines is included in an upper word line group and at least one other word line of the multiple word lines is included in a lower word line group. The number of data bits stored in memory cells connected to the at least one word line included in the upper word line group is different from the number of data bits stored in memory cells connected to the at least one other word line included in the lower word line group.

    摘要翻译: 非易失性存储器件包括具有多个存储块的存储单元阵列。 每个存储块包括布置在多个字线和多个位线的交点处的存储器单元。 多个字线的至少一个字线被包括在上部字线组中,并且多个字线的至少一个其它字线被包括在下部字线组中。 连接到包括在上部字线组中的至少一个字线的存储器单元中存储的数据位的数量不同于存储在连接到包含在下一个字中的至少一个其它字线的存储器单元中的数据位的数量 线组。

    Semiconductor memory systems using regression analysis and read methods thereof
    7.
    发明授权
    Semiconductor memory systems using regression analysis and read methods thereof 有权
    使用回归分析及其读取方法的半导体存储器系统

    公开(公告)号:US09111626B2

    公开(公告)日:2015-08-18

    申请号:US14062092

    申请日:2013-10-24

    摘要: A memory system includes: a bit counter and a regression analyzer. The bit counter is configured to generate a plurality of count values based on data read from selected memory cells using a plurality of different read voltages, each of the plurality of count values being indicative of a number of memory cells of a memory device having threshold voltages between pairs of the plurality of different read voltages. The regression analyzer is configured to determine read voltage for the selected memory cells based on the plurality of count values using regression analysis.

    摘要翻译: 存储器系统包括:位计数器和回归分析器。 位计数器被配置为基于使用多个不同的读取电压从所选择的存储器单元读取的数据生成多个计数值,多个计数值中的每一个表示具有阈值电压的存储器件的存储单元的数量 在多个不同读取电压的对之间。 回归分析器被配置为使用回归分析来基于多个计数值来确定所选择的存储器单元的读取电压。