摘要:
A ferroelectric memory capable of improving disturbance resistance in a non-selected memory cell includes a bit line, a word line arranged to intersect with the bit line, and a memory cell, which is arranged between the bit line and the word line an includes a ferroelectric capacitor and a diode serially connected to the ferroelectric capacitor. Thus, when a voltage in a range hardly feeding a current to the diode is applied to a non-selected cell in data writing or data reading, substantially no voltage is applied to the ferroelectric capacitor.
摘要:
A first electrode layer composed of Pt is formed on an operating layer, and a second electrode layer composed of a material which is different from Pt is formed on the operating layer so as to cover the first electrode layer. A buried electrode layer composed of Pt is formed in the operating layer under the first electrode layer. The first electrode layer, the second electrode layer and the buried electrode layer constitute a gate electrode.
摘要:
An undoped Al.sub.0.22 Ga.sub.0.78 As layer, an undoped In.sub.0.2 Ga.sub.0.8 As electron-drifting layer, and an undoped GaAs electron-supplying layer are formed in order on a GaAs substrate. An impurity-doped layer .delta.-doped with Si donor is formed in the GaAs electron-supplying layer. An n-Al.sub.0.22 Ga.sub.0.78 As layer and n.sup.+ -GaAs cap layers are formed in order on the GaAs electron-supplying layer. A source electrode and a drain electrode are formed on the n.sup.+ -GaAs cap layers and a gate electrode is formed on the n-Al.sub.0.22 Ga.sub.0.78 As layer.
摘要:
A group III-V compound semiconductor doped with an impurity, having an undoped film of SiOx and a film for preventing the diffusion of Group V atoms (e.g., an SiN film) are formed on a crystal of Group III-V compound semiconductor in which the silicon in the SiOx film is diffused into the Group III-V compound semiconductor, thereby forming a doped layer.
摘要:
A method of doping a Group III-V compound semiconductor with an impurity, wherein after an undoped film of SiOx and a film for preventing the diffusion of Group V atoms (e.g., an SiN film) are formed in this order on a crystal of Group III-V compound semiconductor, the sample is subjected to at least one heat treatment to cause silicon in the SiOx film to diffuse into the Group III-V compound semiconductor, thereby forming a doped layer. Using this doped layer forming method, field-effect transistors, diodes, resistive layers, two-dimensional electron gas or one-dimensional quantum wires, zero-dimensional quantum boxes, electron wave interference devices, etc. are fabricated.
摘要:
A memory capable of suppressing disturbance causing disappearance of data in a nonselected memory cell is provided. This memory comprises a memory cell array including a bit line, a word line arranged to intersect with the bit line and memory cells connected between the bit line and the word line, for accessing a selected memory cell thereby deteriorating a remanent polarization in an arbitrary memory cell and thereafter performing recovery for recovering all memory cells to remanent polarizations immediately after a write operation or remanent polarizations subjected to single application of a voltage applied to a nonselected memory cell in the access.
摘要:
A dielectric device having excellent characteristics is provided. This dielectric device comprises such a first electrode layer that constituent elements located on its surface are terminated by halogen atoms and a dielectric film formed on the surface of the first electrode layer terminated by the halogen atoms. When the constituent elements for the first electrode layer located on the surface thereof are terminated by the halogen atoms in order to form a ferroelectric film having a bismuth layer structure, therefore, Bi constituting the ferroelectric film is inhibited from bonding to the constituent elements located on the surface of the first electrode layer.
摘要:
This memory comprises a bit line, a first word line and a second word line arranged to intersect with the bit line while holding the bit line therebetween and a first ferroelectric film and a second ferroelectric film, having capacitances different from each other, arranged between the bit line and the first word line and between the bit line and the second word line respectively at least on a region where the bit line and the first and second word lines intersect with each other. The bit line, the first word line and the first ferroelectric film constitute a first ferroelectric capacitor while the bit line, the second word line and the second ferroelectric film constitute a second ferroelectric capacitor, and the first ferroelectric capacitor and the second ferroelectric capacitor constitute a memory cell.
摘要:
A ferroelectric memory capable of improving disturbance resistance in a non-selected cell by increasing the ratio between voltages applied to ferroelectric capacitors of a selected cell and the non-selected cell respectively is obtained. This ferroelectric memory comprises a bit line, a word line arranged to intersect with the bit line and a memory cell including a switching element arranged between the bit line and the word line and turned on with a threshold voltage having a substantially identical absolute value with respect to either of positive and negative voltage application directions and a ferroelectric capacitor arranged between the bit line and the word line and serially connected to the switching element.
摘要:
A ferroelectric memory capable of suppressing false data reading or the like by increasing a read margin is obtained. This ferroelectric memory comprises a circuit applying a read voltage VR to a first electrode and a detector capable of detecting the difference between electric capacitances Cf0 and Cf1 of a ferroelectric film when the potential difference of a second electrode corresponding to the difference between the electric capacitances Cf0 and Cf1 of the ferroelectric film is in excess of a detection limit voltage VS. The electric capacitance C2 of the second electrode is set to satisfy the following expression: Cf0
摘要翻译:获得能够通过增加读取余量来抑制伪数据读取等的铁电存储器。 该铁电存储器包括向第一电极施加读取电压V SUB的电路和能够检测电容C 1和C 2之间的差的检测器, 当第二电极的电位差对应于强电介质薄膜的电容C C 1和C 2 f1之间的差异超过了铁电薄膜时, 检测极限电压V S S。 第二电极的电容C 2 2被设定为满足以下表达式:<?in-line-formula description =“In-line Formulas”end =“lead”?> C < f0 <= 1/2 x {(C 1 -C 1 -C 6)f R R /(C 1 / C 2 + C 2)}。 <?in-line-formula description =“In-line Formulas”end =“tail”?>