Fractional redundant array of silicon independent elements

    公开(公告)号:US11379301B2

    公开(公告)日:2022-07-05

    申请号:US16825148

    申请日:2020-03-20

    Inventor: Earl T. Cohen

    Abstract: Higher-level redundancy information computation enables a Solid-State Disk (SSD) controller to provide higher-level redundancy capabilities to maintain reliable operation in a context of failures of non-volatile (e.g. flash) memory elements during operation of an SSD implemented in part by the controller. For example, a first computation is an XOR, and a second computation is a weighted-sum. Various amounts of storage are dedicated to storing the higher-level redundancy information, such as amounts equivalent to an integer multiple of flash die (e.g. one, two, or three entire flash die), and such as amounts equivalent to a fraction of a single flash die (e.g. one-half or one-fourth of a single flash die).

    I/O device and computing host interoperation

    公开(公告)号:US10936251B2

    公开(公告)日:2021-03-02

    申请号:US16684027

    申请日:2019-11-14

    Abstract: Methods, systems, and computer-readable storage media for a storage device to, upon receiving a command from a computing host, determine whether or not the command includes location information targeting a particular portion of a NVM of the storage device, the location information having been retrieved by the computing host from a shadow map and included with the command. Upon determining that the command includes location information, the command is processed by the storage device using the included location information. Upon determining that the command does not include location information, the storage device determines the particular portion of the NVM targeted by the command based on a map stored in a memory of the storage device before processing the command.

    Storage system with application to NVM address, span, and length

    公开(公告)号:US10740011B2

    公开(公告)日:2020-08-11

    申请号:US15946891

    申请日:2018-04-06

    Inventor: Earl T. Cohen

    Abstract: Methods for determining, by a storage controller, a read unit address and encoded length information of one of the plurality of read units of a non-volatile memory (NVM) based at least in part on a page address of a particular one of a plurality of pages in a storage space address. The encoded length information may be decoded. The storage controller may determine a span specifying an integer number of the read units and a length in units having a finer granularity than the read units based at least in part on the page address. The storage controller may read data associated with the particular page based at least in part on the read unit address and the span. The storage controller may update space usage information of the NVM based at least in part on the length.

    Non-volatile memory program failure recovery via redundant arrays

    公开(公告)号:US10467093B2

    公开(公告)日:2019-11-05

    申请号:US15402773

    申请日:2017-01-10

    Abstract: Methods, systems and computer-readable storage media for programming, by a storage controller, particular data stored in an allocated buffer to a particular one of a plurality of non-volatile memories (NVMs). Redundancy information may be updated sufficient to recover from failures of the plurality of NVMs. The allocated buffer may be freed prior to and independent of the particular NVM completing the programming. The particular data may continue to be programmed independent of freeing the allocated buffer. The continuing of the programming of the particular data may include determining whether there are any failures of the programming the particular data.

    Variable-size flash translation layer

    公开(公告)号:US10346312B2

    公开(公告)日:2019-07-09

    申请号:US15338718

    申请日:2016-10-31

    Inventor: Earl T. Cohen

    Abstract: A method for using a variable-size flash translation layer. The method includes reading an entry in a map based on a read logical block address in a read request to obtain both a physical address of a particular page in a memory and information regarding compressed data with a variable size; converting the information to both an address in the particular page and a number of read units in the memory that contain the compressed data; and reading the compressed data from at least the particular page in the memory based on the address and the number of read units.

Patent Agency Ranking