Metal insulator metal (MIM) capacitor fabrication with sidewall barrier removal aspect

    公开(公告)号:US07115467B2

    公开(公告)日:2006-10-03

    申请号:US10903712

    申请日:2004-07-30

    IPC分类号: H01L21/8242

    CPC分类号: H01L28/75

    摘要: A method (10) of forming a MIM (metal insulator metal) capacitor is disclosed whereby adverse affects associated with copper diffusion are mitigated even as the capacitor is scaled down. A layer of bottom electrode/copper diffusion barrier material (136) is formed (16) within an aperture (128) wherein the capacitor (100) is to be defined. The bottom electrode layer (136) is formed via a directional process so that a horizontal aspect (138) of the layer (136) is formed over a metal (110) at a bottom of the aperture (128) to a thickness (142) that is greater than a thickness (144) of a sidewall aspect (148) of the layer (136) formed upon sidewalls (132) of the aperture (128). Accordingly, the thinner sidewall aspects (148) are removed during an etching act (18) while some of the thicker horizontal aspect (138) remains. A layer of capacitor dielectric material (150) is then conformally formed (20) into the aperture 128 and over the horizontal aspect (138). A layer of top electrode material (152) is then conformally formed (22) over the layer of capacitor dielectric material (150) to complete the capacitor stack (154).

    Method to improve inductance with a high-permeability slotted plate core in an integrated circuit
    3.
    发明授权
    Method to improve inductance with a high-permeability slotted plate core in an integrated circuit 有权
    在集成电路中用高磁导率开槽板芯改善电感的方法

    公开(公告)号:US07969274B2

    公开(公告)日:2011-06-28

    申请号:US12202665

    申请日:2008-09-02

    IPC分类号: H01F5/00

    摘要: An inductor structure (102) formed in an integrated circuit (100) is disclosed, and includes a first isolation layer (106) and a first core plate (104) disposed over or within the first isolation layer (106, 114). The first core plate (104) includes a plurality of electrically coupled conductive traces composed of a conductive ferromagnetic material layer. A second isolation layer (108) overlies the first isolation layer and an inductor coil (102) composed of a conductive material layer (118) is formed within the second isolation layer (108). Another core plate may be formed over the coil. The one or more core plates increase an inductance (L) of the inductor coil (102).

    摘要翻译: 公开了一种形成在集成电路(100)中的电感器结构(102),并且包括设置在第一隔离层(106,114)上或第一隔离层(106,114)内的第一隔离层(106)和第一芯板(104)。 第一芯板(104)包括由导电铁磁材料层构成的多个电耦合导电迹线。 第二隔离层(108)覆盖第一隔离层,并且在第二隔离层(108)内形成由导电材料层(118)构成的电感线圈(102)。 可以在线圈上形成另一个芯板。 一个或多个芯板增加电感线圈(102)的电感(L)。

    METHOD TO IMPROVE INDUCTANCE WITH A HIGH-PERMEABILITY SLOTTED PLATE CORE IN AN INTEGRATED CIRCUIT
    6.
    发明申请
    METHOD TO IMPROVE INDUCTANCE WITH A HIGH-PERMEABILITY SLOTTED PLATE CORE IN AN INTEGRATED CIRCUIT 有权
    在集成电路中提高高渗透性板芯的电感的方法

    公开(公告)号:US20090002115A1

    公开(公告)日:2009-01-01

    申请号:US12202665

    申请日:2008-09-02

    IPC分类号: H01F27/00 H01F41/02

    摘要: An inductor structure (102) formed in an integrated circuit (100) is disclosed, and includes a first isolation layer (106) and a first core plate (104) disposed over or within the first isolation layer (106, 114). The first core plate (104) includes a plurality of electrically coupled conductive traces composed of a conductive ferromagnetic material layer. A second isolation layer (108) overlies the first isolation layer and an inductor coil (102) composed of a conductive material layer (118) is formed within the second isolation layer (108). Another core plate may be formed over the coil. The one or more core plates increase an inductance (L) of the inductor coil (102).

    摘要翻译: 公开了一种形成在集成电路(100)中的电感器结构(102),并且包括设置在第一隔离层(106,114)上或第一隔离层(106,114)内的第一隔离层(106)和第一芯板(104)。 第一芯板(104)包括由导电铁磁材料层构成的多个电耦合导电迹线。 第二隔离层(108)覆盖第一隔离层,并且在第二隔离层(108)内形成由导电材料层(118)构成的电感线圈(102)。 可以在线圈上形成另一个芯板。 一个或多个芯板增加电感线圈(102)的电感(L)。

    Method to improve inductance with a high-permeability slotted plate core in an integrated circuit
    7.
    发明授权
    Method to improve inductance with a high-permeability slotted plate core in an integrated circuit 有权
    在集成电路中用高磁导率开槽板芯改善电感的方法

    公开(公告)号:US07436281B2

    公开(公告)日:2008-10-14

    申请号:US10909046

    申请日:2004-07-30

    IPC分类号: H01F5/00

    摘要: An inductor structure (102) formed in an integrated circuit (100) is disclosed, and includes a first isolation layer (106) and a first core plate (104) disposed over or within the first isolation layer (106, 114). The first core plate (104) includes a plurality of electrically coupled conductive traces composed of a conductive ferromagnetic material layer. A second isolation layer (108) overlies the first isolation layer and an inductor coil (102) composed of a conductive material layer (118) is formed within the second isolation layer (108). Another core plate may be formed over the coil. The one or more core plates increase an inductance (L) of the inductor coil (102).

    摘要翻译: 公开了一种形成在集成电路(100)中的电感器结构(102),并且包括设置在第一隔离层(106,114)上或第一隔离层(106,114)内的第一隔离层(106)和第一芯板(104)。 第一芯板(104)包括由导电铁磁材料层构成的多个电耦合导电迹线。 第二隔离层(108)覆盖第一隔离层,并且在第二隔离层(108)内形成由导电材料层(118)构成的电感线圈(102)。 可以在线圈上形成另一个芯板。 一个或多个芯板增加电感线圈(102)的电感(L)。

    SILICON SURFACE TEXTURING METHOD FOR REDUCING SURFACE REFLECTANCE
    9.
    发明申请
    SILICON SURFACE TEXTURING METHOD FOR REDUCING SURFACE REFLECTANCE 失效
    用于减少表面反射的硅表面纹理方法

    公开(公告)号:US20120329200A1

    公开(公告)日:2012-12-27

    申请号:US13165339

    申请日:2011-06-21

    摘要: A method of texturing a surface of a crystalline silicon substrate is provided. The method includes immersing a crystalline silicon substrate into an aqueous alkaline etchant solution to form a pyramid shaped textured surface, with (111) faces exposed, on the crystalline silicon substrate. The aqueous alkaline etchant solution employed in the method of the present disclosure includes an alkaline component and a nanoparticle slurry component. Specifically, the aqueous alkaline etchant solution of the present disclosure includes 0.5 weight percent to 5 weight percent of an alkaline component and from 0.1 weight percent to 5 weight percent of a nanoparticle slurry on a dry basis.

    摘要翻译: 提供了一种纹理化晶体硅衬底表面的方法。 该方法包括将晶体硅衬底浸入碱性蚀刻剂水溶液中,以形成在晶体硅衬底上(111)面暴露的金字塔形纹理表面。 用于本公开方法的碱性蚀刻剂水溶液包括碱性组分和纳米颗粒淤浆组分。 具体地说,本公开的碱性蚀刻剂水溶液包含0.5重量%至5重量%的碱性组分和0.1重量%至5重量%的基于干基的纳米颗粒浆料。