中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

124 records (took 0.041 seconds)

    INTEGRATED SINGLE SPICE DECK SENSITIZATION FOR GATE LEVEL TOOLS
    11.
    发明申请
    INTEGRATED SINGLE SPICE DECK SENSITIZATION FOR GATE LEVEL TOOLS 有权
    针对门级水平工具的集成单个单位敏感度

    公开(公告)号：US20100005429A1

    公开(公告)日：2010-01-07

    申请号：US12166630

    申请日：2008-07-02

    Applicant: Jindrich Zejda ,  Narender Hanchate ,  Rupesh Nayak ,  Li Ding

    Inventor： Jindrich Zejda ,  Narender Hanchate ,  Rupesh Nayak ,  Li Ding

    IPC: G06F17/50

    CPC classification number: G06F17/5036 ,  G06F17/505

    Abstract: One embodiment of the present invention provides systems and techniques for generating a transistor-level description of a subcircuit. A user may want to simulate a subcircuit in a circuit using a transistor-level simulator, and one or more cells in the subcircuit may need to be sensitized so that the cells are in a desired state when the subcircuit is simulated. An embodiment modifies the subcircuit by inserting analog switches in front of the cells that need to be sensitized, so that the analog switches can be used to apply a sensitization sequence to the cells during the transistor-level simulation. The embodiment can then generate a transistor-level description of the modified subcircuit. Next, the transistor-level description of the subcircuit can be stored, thereby enabling the transistor-level simulator to simulate the subcircuit.

    Abstract translation: 本发明的一个实施例提供了用于产生子电路的晶体管级描述的系统和技术。 用户可能需要使用晶体管级模拟器来模拟电路中的分支电路，并且子电路中的一个或多个单元可能需要被敏化，使得当模拟子电路时，单元格处于期望状态。 实施例通过将模拟开关插入需要敏化的单元前面来修改子电路，使得模拟开关可用于在晶体管级仿真期间向单元施加致敏序列。 然后，该实施例可以生成修改后的子电路的晶体管级描述。 接下来，可以存储子电路的晶体管级描述，从而使晶体管级模拟器能够模拟子电路。

    ION TRAP ARRAY
    12.
    发明申请
    ION TRAP ARRAY 有权
    离子束阵列

    公开(公告)号：US20090294655A1

    公开(公告)日：2009-12-03

    申请号：US12298968

    申请日：2007-04-13

    Applicant: Chuanfan Ding ,  Li Ding

    Inventor： Chuanfan Ding ,  Li Ding

    IPC: B01D59/44 ,  H01J49/00

    CPC classification number: H01J49/4225 ,  H01J49/004 ,  H01J49/065 ,  H01J49/4235

    Abstract: The invention “Ion Trap Array (ITA)” pertains generally to the field of ion storage and analysis technologies, and particularly to the ion storing apparatus and mass spectrometry instruments which separate ions by its character such as mass-to-charge ratio. The aim of this invention is providing an apparatus for ion storage and analysis comprising at least two or more rows of parallel placed electrode array wherein each electrode array includes at least two or more parallel bar-shaped electrodes, by applying different phase of alternating current voltages on different bar electrodes to create alternating electric fields inside the space between two parallel electrodes of different rows of electrode arrays, multiple linear ion trapping fields paralleled constructed in the space between the different rows of electrode arrays which are open to adjacent each other without a real barrier. This invention also provides a method for ion storage and analysis involving with the trapping, cooling and mass-selected analyzing of ions by this apparatus mentioned which constructs multiple conjoint linear ion trapping fields in the space between the different rows of electrode arrays

    Abstract translation: 本发明“离子阱阵列（ITA）”一般涉及离子存储和分析技术领域，特别涉及离子存储装置和质谱仪器，它们通过诸如质荷比的特性分离离子。 本发明的目的是提供一种用于离子存储和分析的装置，其包括至少两行或多行平行放置的电极阵列，其中每个电极阵列包括至少两个或更多个平行的棒状电极，通过施加不同相位的交流电压 在不同的棒电极上在不同行电极阵列的两个平行电极之间的空间内部产生交替电场，多个线性离子俘获场平行地构造在电极阵列的不同行之间的空间中，这些空间彼此相邻而没有实际 屏障。 本发明还提供一种离子存储和分析的方法，其涉及通过所述装置进行的捕获，冷却和质量选择的离子分析，其构造了在不同行电极阵列之间的空间中的多个联合线性离子捕获场

    Optical hydrogel material with photosensitizer and method for modifying the refractive index
    13.
    发明申请
    Optical hydrogel material with photosensitizer and method for modifying the refractive index 有权
    具有光敏剂的光学水凝胶材料和用于改变折射率的方法

    公开(公告)号：US20090287306A1

    公开(公告)日：2009-11-19

    申请号：US12380892

    申请日：2009-03-04

    Applicant: Thomas Smith ,  Wayne H. Knox ,  Li Ding ,  Dharmendra Jani ,  Jeffrey G. Linhardt

    Inventor： Thomas Smith ,  Wayne H. Knox ,  Li Ding ,  Dharmendra Jani ,  Jeffrey G. Linhardt

    IPC: A61F2/16 ,  B29D11/00 ,  A61F2/14

    CPC classification number: A61F9/00804 ,  A61F2/1451 ,  A61F2/1627 ,  A61F2/1635 ,  A61L27/50 ,  A61L27/52 ,  A61L2430/16 ,  B29D11/00009 ,  G02C2202/14

    Abstract: A method for modifying the refractive index of an optical, hydrogel polymeric material. The method comprises irradiating predetermined regions of an optical, polymeric material with a laser to form refractive structures. To facilitate the formation of the refractive structures the optical, hydrogel polymeric material comprises a photosensitizer. The presence of the photosensitizer permits one to set a scan rate to a value that is at least fifty times greater than a scan rate without the photosensitizer in the material, yet provides similar refractive structures in terms of the observed change in refractive index. Alternatively, the photosensitizer in the polymeric material permits one to set an average laser power to a value that is at least two times less than an average laser power without the photosensitizer in the material, yet provide similar refractive structures.

    Abstract translation: 一种用于改变光学水凝胶聚合物材料的折射率的方法。 该方法包括用激光照射光学聚合材料的预定区域以形成折射结构。 为了促进折射结构的形成，光学水凝胶聚合物材料包含光敏剂。 光敏剂的存在允许将扫描速率设置为比材料中没有光敏剂的扫描速率至少大五十倍的值，但是根据观察到的折射率变化提供相似的折射结构。 或者，聚合物材料中的光敏剂允许将平均激光功率设置为比平均激光功率小至少两倍的值，而不需要材料中的光敏剂，但是提供类似的折射结构。

    Distorted Waveform Propagation and Crosstalk Delay Analysis Using Multiple Cell Models
    15.
    发明申请
    Distorted Waveform Propagation and Crosstalk Delay Analysis Using Multiple Cell Models 有权
    使用多个单元模型的失真波形传播和串扰延迟分析

    公开(公告)号：US20090089729A1

    公开(公告)日：2009-04-02

    申请号：US11863252

    申请日：2007-09-28

    Applicant: Li Ding ,  Peivand Tehrani ,  Jindrich Zejda ,  Alireza Kasnavi

    Inventor： Li Ding ,  Peivand Tehrani ,  Jindrich Zejda ,  Alireza Kasnavi

    IPC: G06F17/50

    CPC classification number: G06F17/5031

    Abstract: A method to perform timing analysis for a complex logic cell with distorted input waveform and coupled load networks is presented. Timing arc based models are used in conjunction with CCB based current models of portions of the logic cell to compute the output signal of the logic cell. For example, an intermediary signal is generated using a first timing arc based model and an equivalent coupled network output signal is generated using a channel connected block (CCB) based current model.

    Abstract translation: 提出了一种对具有失真输入波形和耦合负载网络的复杂逻辑单元执行定时分析的方法。 基于时间弧的模型与基于CCB的当前模型的逻辑单元的部分结合使用以计算逻辑单元的输出信号。 例如，使用基于第一定时弧的模型生成中间信号，并且使用基于信道连接块（CCB）的当前模型生成等效的耦合网络输出信号。

    System and method for testing a link control card
    16.
    发明授权
    System and method for testing a link control card 失效
    用于测试链路控制卡的系统和方法

    公开(公告)号：US07479781B2

    公开(公告)日：2009-01-20

    申请号：US11440318

    申请日：2006-05-24

    Applicant: Kang Wu ,  Wei Zhang ,  Jun Huang ,  Li Ding

    Inventor： Kang Wu ,  Wei Zhang ,  Jun Huang ,  Li Ding

    IPC: G01R31/00

    CPC classification number: H04L43/50

    Abstract: A system and method for testing a Link Control Card (LCC) of a storage device includes a host, a middle plane (MP), a switch, and a testing device array. The host is connected to the testing device array for sending out command sets and receiving results. The MP is connected between the LCC and the testing device array. The switch determines the LCC to output hard reset signals and the hard reset signals are transferred to the testing device array via the MP. The testing device array includes a plurality of testing devices, and each of the testing devices includes a micro-controller unit (MCU); a connector being connected to the MCU, and coupled to the MP; an address setting unit being connected to the MCU, for setting an unique address of each of the testing devices; and a first interface being connected to the MCU for outputting results.

    Abstract translation: 用于测试存储设备的链路控制卡（LCC）的系统和方法包括主机，中间平面（MP），交换机和测试设备阵列。 主机连接到测试设备阵列，用于发送命令集和接收结果。 MP连接在LCC和测试设备阵列之间。 该开关确定LCC输出硬复位信号，硬复位信号通过MP传输到测试器件阵列。 测试装置阵列包括多个测试装置，并且每个测试装置包括微控制器单元（MCU）; 连接器连接到MCU，并连接到MP; 连接到MCU的地址设置单元，用于设置每个测试设备的唯一地址; 以及连接到MCU的第一接口，用于输出结果。

    Method of fast start and/or fast termination of a radio frequency resonator
    20.
    发明授权
    Method of fast start and/or fast termination of a radio frequency resonator 有权
    无线电频率谐振器的快速启动和/或快速终止的方法

    公开(公告)号：US06483244B1

    公开(公告)日：2002-11-19

    申请号：US09868751

    申请日：2001-07-31

    Applicant: Eizo Kawato ,  Li Ding

    Inventor： Eizo Kawato ,  Li Ding

    IPC: H03B512

    CPC classification number: H01J49/022 ,  H01J49/42 ,  H03B11/10

    Abstract: A method of fast start and/or fast termination of a radio frequency resonator, which has a coil, a capacitor and two switches with internal resistance wherein one end of the switches is connected to a junction of the coil and the capacitor where a RF voltage is provided, and another end of each switch is connected to high voltage power supplies with opposite polarities, a fast start being achieved by closing one of the switches for a short period of time for fast start, and a fast termination being obtained by closing both switches for a while.

    Abstract translation: 一种具有线圈，电容器和具有内部电阻的两个开关的射频谐振器的快速启动和/或快速终止的方法，其中开关的一端连接到线圈和电容器的结，RF电压 并且每个开关的另一端连接到具有相反极性的高压电源，快速启动是通过闭合其中一个开关短时间来快速启动的，并且通过闭合两者来获得快速终止 切换一会儿

Patent Agency Ranking