公开(公告)号：US08624383B2

公开(公告)日：2014-01-07

申请号：US12836477

申请日：2010-07-14

Applicant: Yu-Lin Yen ,  Chen-Mei Fan

Inventor： Yu-Lin Yen ,  Chen-Mei Fan

IPC: H01L23/12

CPC classification number: H01L27/14618 ,  H01L24/05 ,  H01L24/13 ,  H01L24/29 ,  H01L24/32 ,  H01L27/14683 ,  H01L2224/0401 ,  H01L2924/01019 ,  H01L2924/01078 ,  H01L2924/14

Abstract: The invention provides an integrated circuit package and method of fabrication thereof. The integrated circuit package comprises an integrated circuit chip having a photosensitive device thereon; a bonding pad formed on an upper surface of the integrated circuit chip and electrically connected to the photosensitive device; a barrier formed between the bonding pad and the photosensitive device; and a conductive layer formed on a sidewall of the integrated circuit chip and electrically connected to the bonding pad. The barrier layer blocks overflow of the adhesive layer into a region, on which the photosensitive device is formed, to improve yield for fabricating the integrated circuit package.

Abstract translation: 本发明提供一种集成电路封装及其制造方法。 集成电路封装包括其上具有光敏器件的集成电路芯片; 焊盘，形成在集成电路芯片的上表面上并电连接到感光器件; 在焊盘和感光装置之间形成的屏障; 以及形成在集成电路芯片的侧壁上并电连接到接合焊盘的导电层。 阻挡层阻止粘合剂层溢出到形成有感光装置的区域中，以提高制造集成电路封装的成品率。

公开(公告)号：US08575634B2

公开(公告)日：2013-11-05

申请号：US12981600

申请日：2010-12-30

Applicant: Tsang-Yu Liu ,  Yu-Lin Yen ,  Chuan-Jin Shiu ,  Po-Shen Lin

Inventor： Tsang-Yu Liu ,  Yu-Lin Yen ,  Chuan-Jin Shiu ,  Po-Shen Lin

IPC: H01L33/60 ,  H01L33/48

CPC classification number: H01L27/14618 ,  H01L21/76898 ,  H01L23/055 ,  H01L23/16 ,  H01L27/14683 ,  H01L31/0203 ,  H01L2924/0002 ,  H01L2924/00

Abstract: The present invention provides a chip package, including: a chip having a semiconductor device thereon; a cap layer over the semiconductor device; a spacer layer between the chip and the cap layer, wherein the spacer layer surrounds the semiconductor device and forms a cavity between the chip and the cap layer; and an anti-reflective layer between the cap layer and the chip, wherein the anti-reflective layer has a overlapping region with the spacer layer and extends into the cavity. Furthermore, a method for fabricating a chip package is also provided.

Abstract translation: 本发明提供了一种芯片封装，包括：其上具有半导体器件的芯片; 半导体器件上的覆盖层; 在所述芯片和所述盖层之间的间隔层，其中所述间隔层围绕所述半导体器件并且在所述芯片和所述盖层之间形成空腔; 以及在所述盖层和所述芯片之间的抗反射层，其中所述抗反射层具有与所述间隔层的重叠区域并延伸到所述空腔中。 此外，还提供了一种用于制造芯片封装的方法。

公开(公告)号：US08003442B2

公开(公告)日：2011-08-23

申请号：US11878568

申请日：2007-07-25

Applicant: Yu-Lin Yen ,  Chen-Mei Fan

Inventor： Yu-Lin Yen ,  Chen-Mei Fan

IPC: H01L21/00

CPC classification number: H01L27/14618 ,  H01L24/05 ,  H01L24/13 ,  H01L24/29 ,  H01L24/32 ,  H01L27/14683 ,  H01L2224/0401 ,  H01L2924/01019 ,  H01L2924/01078 ,  H01L2924/14

Abstract: The invention provides an integrated circuit package and method of fabrication thereof. The integrated circuit package comprises an integrated circuit chip having a photosensitive device thereon; a bonding pad formed on an upper surface of the integrated circuit chip and electrically connected to the photosensitive device; a barrier formed between the bonding pad and the photosensitive device; and a conductive layer formed on a sidewall of the integrated circuit chip and electrically connected to the bonding pad. The barrier layer blocks overflow of the adhesive layer into a region, on which the photosensitive device is formed, to improve yield for fabricating the integrated circuit package.

Abstract translation: 本发明提供一种集成电路封装及其制造方法。 集成电路封装包括其上具有光敏器件的集成电路芯片; 焊盘，形成在集成电路芯片的上表面上并电连接到感光器件; 在焊盘和感光装置之间形成的屏障; 以及形成在集成电路芯片的侧壁上并电连接到接合焊盘的导电层。 阻挡层阻止粘合剂层溢出到形成有感光装置的区域中，以提高制造集成电路封装的成品率。

公开(公告)号：US20070166946A1

公开(公告)日：2007-07-19

申请号：US11715527

申请日：2007-03-07

Applicant: Yu-Lin Yen ,  Ching-Yu Chang

Inventor： Yu-Lin Yen ,  Ching-Yu Chang

IPC: H01L21/762 ,  H01L23/544

CPC classification number: G03F9/7003 ,  G03F7/70633 ,  G03F9/7076 ,  G03F9/708 ,  G03F9/7084 ,  H01L23/544 ,  H01L2223/5442 ,  H01L2223/54453 ,  H01L2924/0002 ,  Y10S438/975 ,  H01L2924/00

Abstract: An integrated circuit capable of operating despite a profile shift is disclosed. Overlay marks on the integrated circuit are surrounded by a trench that tends to relieve the effect of a profile shift caused by stress applied to the integrated circuit. The position of the overlay marks tends, therefore, not to be affected by the stress.

公开(公告)号：US07196429B2

公开(公告)日：2007-03-27

申请号：US10833206

申请日：2004-04-26

Applicant: Yu-Lin Yen ,  Ching-Yu Chang

Inventor： Yu-Lin Yen ,  Ching-Yu Chang

IPC: H01L21/76 ,  H01L23/544

CPC classification number: G03F9/7003 ,  G03F7/70633 ,  G03F9/7076 ,  G03F9/708 ,  G03F9/7084 ,  H01L23/544 ,  H01L2223/5442 ,  H01L2223/54453 ,  H01L2924/0002 ,  Y10S438/975 ,  H01L2924/00

Abstract: An integrated circuit capable of operating despite a profile shift is disclosed. Overlay marks on the integrated circuit are surrounded by a trench that tends to relieve the effect of a profile shift caused by stress applied to the integrated circuit. The position of the overlay marks tends, therefore, not to be affected by the stress.

Abstract translation: 公开了尽管轮廓偏移的能够运行的集成电路。 集成电路上的覆盖标记被沟槽包围，该沟槽倾向于减轻由施加到集成电路的应力引起的轮廓移位的影响。 因此，覆盖标记的位置倾向于不受应力的影响。

公开(公告)号：US20060094232A1

公开(公告)日：2006-05-04

申请号：US10976539

申请日：2004-10-29

Applicant: Chin-Ta Su ,  Jerry Lai ,  Yu-Lin Yen

Inventor： Chin-Ta Su ,  Jerry Lai ,  Yu-Lin Yen

IPC: H01L21/4763

CPC classification number: H01L21/76816 ,  H01L21/0276 ,  H01L21/32139 ,  H01L21/7685

Abstract: A method is provided for forming a semiconductor device that reduces metal-stress-induced photo misalignment by incorporating a multi-layered anti-reflective coating over a metal layer. The method includes providing a substrate with a conductive layer formed over the substrate, depositing a multi-layered anti-reflective coating (including alternating layers of titanium and titanium nitride), defining a plurality of conductive lines in connection with a first etching step, depositing a dielectric layer, and defining at least one via in connection with a second etching step.

Abstract translation: 提供了一种形成半导体器件的方法，该半导体器件通过在金属层上并入多层抗反射涂层来减少金属应力诱导的光失准。 该方法包括：在衬底上形成导电层的衬底，沉积多层抗反射涂层（包括钛和氮化钛的交替层），与第一蚀刻步骤相结合形成多条导电线，沉积 介电层，并且与第二蚀刻步骤相关地限定至少一个通孔。

公开(公告)号：US09559001B2

公开(公告)日：2017-01-31

申请号：US13024156

申请日：2011-02-09

Applicant: Yu-Lin Yen ,  Ming-Kun Yang ,  Tsang-Yu Liu ,  Long-Sheng Yeou

Inventor： Yu-Lin Yen ,  Ming-Kun Yang ,  Tsang-Yu Liu ,  Long-Sheng Yeou

IPC: H01L23/48 ,  H01L23/52 ,  H01L29/40 ,  H01L21/4763 ,  H01L23/58 ,  H01L21/768 ,  H01L21/48 ,  H01L23/498 ,  H01L23/00

CPC classification number: H01L21/76898 ,  H01L21/486 ,  H01L21/76804 ,  H01L21/76877 ,  H01L23/481 ,  H01L23/49827 ,  H01L24/05 ,  H01L2224/0501 ,  H01L2224/0557 ,  H01L2924/0002 ,  H01L2924/01078 ,  H01L2924/01079 ,  H01L2924/14 ,  H01L2924/1461 ,  H01L2924/00 ,  H01L2224/05552

Abstract: According to an embodiment of the invention, a chip package is provided, which includes: a substrate having an upper surface and a lower surface; a hole extending from the upper surface toward the lower surface; an insulating layer located overlying a sidewall of the hole; and a material layer located overlying the sidewall of the hole, wherein the material layer is separated from the upper surface of the substrate by a distance and a thickness of the material layer decreases along a direction toward the lower surface.

Abstract translation: 根据本发明的实施例，提供了一种芯片封装，其包括：具有上表面和下表面的基板; 从上表面向下表面延伸的孔; 位于所述孔的侧壁上方的绝缘层; 以及位于所述孔的侧壁上方的材料层，其中所述材料层与所述基板的上表面分离一定距离，并且所述材料层的厚度沿着朝向所述下表面的方向减小。

公开(公告)号：US08692382B2

公开(公告)日：2014-04-08

申请号：US13190388

申请日：2011-07-25

Applicant: Yu-Lin Yen ,  Chien-Hui Chen ,  Tsang-Yu Liu ,  Long-Sheng Yeou

Inventor： Yu-Lin Yen ,  Chien-Hui Chen ,  Tsang-Yu Liu ,  Long-Sheng Yeou

IPC: H01L23/48

CPC classification number: H01L21/76879 ,  B81B7/007 ,  B81B2207/07 ,  B81B2207/092 ,  H01L21/76805 ,  H01L21/76898 ,  H01L23/3178 ,  H01L23/481 ,  H01L23/49827 ,  H01L24/06 ,  H01L24/13 ,  H01L24/32 ,  H01L24/94 ,  H01L25/0657 ,  H01L2221/68377 ,  H01L2224/0401 ,  H01L2224/05553 ,  H01L2224/0557 ,  H01L2224/05624 ,  H01L2224/05644 ,  H01L2224/05647 ,  H01L2224/05655 ,  H01L2224/05669 ,  H01L2224/13025 ,  H01L2224/9202 ,  H01L2924/01013 ,  H01L2924/01014 ,  H01L2924/01021 ,  H01L2924/01029 ,  H01L2924/01033 ,  H01L2924/01078 ,  H01L2924/01079 ,  H01L2924/014 ,  H01L2924/10253 ,  H01L2924/14 ,  H01L2924/1461 ,  H01L2924/15788 ,  H01L2924/00014 ,  H01L2924/00

Abstract: According to an embodiment of the invention, a chip package is provided. The chip package includes: a substrate having an upper surface and a lower surface; a plurality of conducting pads located under the lower surface of the substrate; a dielectric layer located between the conducting pads; a trench extending from the upper surface towards the lower surface of the substrate; a hole extending from a bottom of the trench towards the lower surface of the substrate, wherein an upper sidewall of the hole inclines to the lower surface of the substrate, and a lower sidewall or a bottom of the hole exposes a portion of the conducting pads; and a conducting layer located in the hole and electrically connected to at least one of the conducting pads.

Abstract translation: 根据本发明的实施例，提供了芯片封装。 芯片封装包括：具有上表面和下表面的基板; 位于所述基板的下表面下方的多个导电垫; 位于导电垫之间的电介质层; 从衬底的上表面延伸到下表面的沟槽; 从所述沟槽的底部延伸到所述衬底的下表面的孔，其中所述孔的上侧壁倾斜到所述衬底的下表面，并且所述孔的下侧壁或底部暴露所述导电垫的一部分 ; 以及导电层，其位于所述孔中并电连接到至少一个所述导电焊盘。

公开(公告)号：US08552565B2

公开(公告)日：2013-10-08

申请号：US13204603

申请日：2011-08-05

Applicant: Yu-Lin Yen ,  Chien-Hui Chen ,  Tsang-Yu Liu ,  Long-Sheng Yeou

Inventor： Yu-Lin Yen ,  Chien-Hui Chen ,  Tsang-Yu Liu ,  Long-Sheng Yeou

IPC: H01L23/48

CPC classification number: H01L23/49827 ,  H01L21/561 ,  H01L21/76805 ,  H01L23/3114 ,  H01L23/3178 ,  H01L23/481 ,  H01L24/06 ,  H01L24/32 ,  H01L24/94 ,  H01L25/0657 ,  H01L2224/0557 ,  H01L2924/00014 ,  H01L2924/0002 ,  H01L2924/01014 ,  H01L2924/01021 ,  H01L2924/01033 ,  H01L2924/01082 ,  H01L2924/014 ,  H01L2924/12041 ,  H01L2924/14 ,  H01L2924/1461 ,  H01L2924/15788 ,  H01L2924/00 ,  H01L2224/05552

Abstract: A chip package includes a substrate having an upper surface and a lower surface, a plurality of conducting pads located under the lower surface of the substrate, and a dielectric layer located between the conducting pads. A hole is provided in the substrate, which extends from the upper surface towards the lower surface of the substrate. A sidewall or a bottom of the hole exposes a portion of the conducting pads. The upper opening of the hole near the upper surface is smaller than a lower opening of the hole near the lower surface. An upper conducting pad has at least an opening or a trench exposing a lower conducting pad of the conducting pads. A conducting layer is disposed in the hole, which electrically contacting at least one of the conducting pads.

Abstract translation: 芯片封装包括具有上表面和下表面的衬底，位于衬底的下表面下方的多个导电衬垫以及位于导电焊盘之间的电介质层。 在衬底中设置有一个孔，该孔从衬底的上表面向下表面延伸。 孔的侧壁或底部暴露出导电垫的一部分。 上表面附近的孔的上部开口小于靠近下表面的孔的下部开口。 上导电焊盘至少具有暴露导电焊盘的下导电焊盘的开口或沟槽。 导电层设置在孔中，该导电层与至少一个导电垫电接触。

公开(公告)号：US07323393B2

公开(公告)日：2008-01-29

申请号：US11715527

申请日：2007-03-07

Applicant: Yu-Lin Yen ,  Ching-Yu Chang

Inventor： Yu-Lin Yen ,  Ching-Yu Chang

IPC: H01L21/76

CPC classification number: G03F9/7003 ,  G03F7/70633 ,  G03F9/7076 ,  G03F9/708 ,  G03F9/7084 ,  H01L23/544 ,  H01L2223/5442 ,  H01L2223/54453 ,  H01L2924/0002 ,  Y10S438/975 ,  H01L2924/00

Abstract: An integrated circuit capable of operating despite a profile shift is disclosed. Overlay marks on the integrated circuit are surrounded by a trench that tends to relieve the effect of a profile shift caused by stress applied to the integrated circuit. The position of the overlay marks tends, therefore, not to be affected by the stress.

Abstract translation: 公开了尽管轮廓偏移的能够运行的集成电路。 集成电路上的覆盖标记被沟槽包围，该沟槽倾向于减轻由施加到集成电路的应力引起的轮廓移位的影响。 因此，覆盖标记的位置倾向于不受应力的影响。