Integrated interface circuit for driving a subscriber line
    81.
    发明授权
    Integrated interface circuit for driving a subscriber line 失效
    用于驱动用户线路的集成接口电路

    公开(公告)号:US5612998A

    公开(公告)日:1997-03-18

    申请号:US281738

    申请日:1994-07-27

    Applicant: Vanni Saviotti

    Inventor: Vanni Saviotti

    CPC classification number: H04M19/005

    Abstract: An integrated telephone interface circuit for driving a telephone line includes a line current sensor and a phase converter, both associated with an output stage connected to the telephone line. The circuit is equipped with a protection device against the generation of spurious signals including a comparator connected between the converter and the output stage, a control and monitoring circuit linked operatively to an output of the comparator, and a plurality of switches associated with the input side of the converter, as well as with the current sensor and the output stage. The switches are linked operatively to respective outputs of the control and monitoring circuit to reverse polarity of the line supply upon a predetermined threshold value for the comparator being exceeded.

    Abstract translation: 用于驱动电话线的集成电话接口电路包括线路电流传感器和相位转换器,两者都与连接到电话线路的输出级相关联。 该电路配备有防止伪寄生信号的产生的保护装置,包括连接在转换器和输出级之间的比较器,可操作地连接到比较器的输出的控制和监视电路以及与输入侧相关联的多个开关 的转换器,以及电流传感器和输出级。 这些开关可操作地连接到控制和监视电路的相应输出端,以便在超过比较器的预定阈值时反向输出电源的极性。

    Circuit for limiting the output voltage of a power transistor
    82.
    发明授权
    Circuit for limiting the output voltage of a power transistor 失效
    用于限制功率晶体管的输出电压的电路

    公开(公告)号:US5606278A

    公开(公告)日:1997-02-25

    申请号:US520616

    申请日:1995-08-30

    Applicant: Sergio Palara

    Inventor: Sergio Palara

    CPC classification number: H03K17/08146 H03K17/16 H03K17/64

    Abstract: A circuit for limiting the output voltage from a power transistor connected in series with a resonant load between a voltage supply and a voltage reference, ground, is disclosed. The circuit includes a semiconductor junction element, in particular a diode of the SCR type, having an anode terminal connected to the voltage supply, a cathode terminal connected to a common circuit node between the power transistor and the resonant load, and a control terminal connected to a reference voltage of predetermined value. The reference voltage can be constructed by using a resistor connected in series with a diode across the voltage supply. The SCR diode is constructed using the parasitic PNP-NPN transistors which exist in the structure of the power transistor.

    Abstract translation: 公开了一种用于限制与电源和参考电压接地之间的谐振负载串联连接的功率晶体管的输出电压的电路。 电路包括半导体接合元件,特别是SCR型二极管,具有连接到电压源的阳极端子,连接到功率晶体管和谐振负载之间的公共电路节点的阴极端子以及连接到控制端子 达到预定值的参考电压。 参考电压可以通过使用与电压源上的二极管串联连接的电阻来构造。 SCR二极管使用存在于功率晶体管结构中的寄生PNP-NPN晶体管构成。

    Device for limiting the working voltage for mechanical switches in
telephony
    83.
    发明授权
    Device for limiting the working voltage for mechanical switches in telephony 失效
    用于限制电话机械开关工作电压的装置

    公开(公告)号:US5602914A

    公开(公告)日:1997-02-11

    申请号:US509773

    申请日:1995-08-01

    CPC classification number: H04M1/74 H04M1/312 H04M1/82

    Abstract: Device for limiting the working voltage for mechanical switches in telephony includes terminals for connection to a telephone line, a connection and power supply branch for a control circuit extending from a first terminal, the branch having a first switch, the cathode terminal of a first Zener diode and the source terminal of a first MOSFET transistor being connected to the output terminal of the first switch, the gate terminal of the first MOSFET transistor being connected, through the anode terminal of the Zener diode, to the first terminal. The current absorbed by the device may be adjusted.

    Abstract translation: 用于限制电话机械开关的工作电压的装置包括用于连接到电话线的端子,用于从第一端子延伸的控制电路的连接和电源分支,该分支具有第一开关,第一齐纳二极管的阴极端子 二极管和第一MOSFET晶体管的源极端子连接到第一开关的输出端子,第一MOSFET晶体管的栅极端子通过齐纳二极管的阳极端子连接到第一端子。 可以调节由装置吸收的电流。

    Threshold voltage measuring device for memory cells
    84.
    发明授权
    Threshold voltage measuring device for memory cells 失效
    用于存储单元的阈值电压测量装置

    公开(公告)号:US5600594A

    公开(公告)日:1997-02-04

    申请号:US412326

    申请日:1995-03-31

    CPC classification number: G11C29/50004 G11C29/50 G06F2201/81 G11C16/04

    Abstract: A circuit device for measuring the threshold voltage distribution among electrically programmable, non-volatile memory cells, which device comprises a differential amplifier having a first input connected to a first circuit leg including at least one memory cell and a second input connected to a second or reference circuit leg, and circuit means effective to cause an unbalance in the values of the currents flowing in the reference leg. The device is connected between a first supply voltage reference and a second voltage reference, and said circuit means comprise a generator of a varying current as a function of the supply voltage which is associated with the reference leg.

    Abstract translation: 一种用于测量电可编程,非易失性存储单元之间的阈值电压分布的电路装置,该装置包括差分放大器,该差分放大器具有连接到包括至少一个存储单元的第一电路支路的第一输入端和连接到第二或 参考电路支路和电路装置有效地引起在参考支路中流动的电流值的不平衡。 该设备连接在第一电源参考电压和第二参考电压之间,并且所述电路装置包括作为与参考支路相关联的电源电压的函数的变化电流的发电机。

    Filter architecture, particularly for video applications
    86.
    发明授权
    Filter architecture, particularly for video applications 失效
    滤镜架构,特别适用于视频应用

    公开(公告)号:US5589890A

    公开(公告)日:1996-12-31

    申请号:US314862

    申请日:1994-09-29

    CPC classification number: H04N5/20 H03H2222/02

    Abstract: A filter architecture particularly for video applications, includes a filter section for separating high pass and low pass components from a video input signal conveying a video image, a brilliance estimating section for determining a mean brilliance value for each of a plurality of sections into which the video image is divided, first and second image characteristic adjusting sections for modifying the high pass and low pass components in response to the mean brilliance values, and a summing section for combining the modified high pass and low pass components to generate a filtered video signal. The first and second image characteristic adjusting sections operate using Fuzzy Logic which enables the filter architecture to effectively adjust contrast and brightness in the video image over a wide range of image brightness values.

    Abstract translation: 特别是用于视频应用的滤波器结构包括用于从传送视频图像的视频输入信号中分离高通和低通分量的滤波器部分,用于确定多个部分中的每一个的平均亮度值的光亮度估计部分, 视频图像是用于响应于平均亮度值来修改高通和低通分量的分割的第一和第二图像特征调整部分,以及用于组合经修改的高通和低通分量以产生经滤波的视频信号的求和部分。 第一和第二图像特征调整部分使用模糊逻辑进行操作,其使滤波器结构能够在宽范围的图像亮度值上有效地调整视频图像中的对比度和亮度。

    Interactive method for monitoring road traffic, and its onboard
apparatus, and system for implementing the method
    87.
    发明授权
    Interactive method for monitoring road traffic, and its onboard apparatus, and system for implementing the method 失效
    监控道路交通的互动方法及其车载设备,以及实施该方法的系统

    公开(公告)号:US5589827A

    公开(公告)日:1996-12-31

    申请号:US233120

    申请日:1994-04-26

    Applicant: Mario Scurati

    Inventor: Mario Scurati

    CPC classification number: G08G1/163

    Abstract: An interactive method for monitoring road traffic consisting of detecting, using a short-range receiver installed on a vehicle, the presence of preceding vehicles in the same running direction and their dynamic conditions, as transmitted by the preceding vehicles, in the form of binary coded periodic message at nonoverlapped time windows for each vehicle. The method further consists of transmitting, to the following vehicles using a short-range transmitter installed on the vehicle, a binary coded message indicating the presence of the vehicle and, optionally, dynamic conditions of the preceding vehicles, at time windows non-overlapping the transmission time windows of the preceding vehicles.

    Abstract translation: 一种用于监测道路交通的交互方法,包括使用安装在车辆上的短距离接收机,以相同的运行方向存在先前的车辆及其动态条件,如由前面的车辆传送的,以二进制编码的形式 每个车辆的非重叠时间窗口的周期性消息。 该方法还包括:使用安装在车辆上的短距离发射机向以下车辆发送指示车辆存在的二进制编码消息,以及可选地,前一车辆的动态条件,在不重叠的时间窗口 前车的传输时间窗。

    Method for fabricating VDMOS transistor with improved breakdown
characteristics
    88.
    发明授权
    Method for fabricating VDMOS transistor with improved breakdown characteristics 失效
    用于制造具有改进的击穿特性的VDMOS晶体管的方法

    公开(公告)号:US5589405A

    公开(公告)日:1996-12-31

    申请号:US403629

    申请日:1995-04-21

    Abstract: The breakdown voltage of a VDMOS transistor is markedly increased without depressing other electrical characteristics of the device by tying the potential of a field-isolation diffusion, formed under the edge portion of a strip of field oxide separating a matrix of source cells from a drain diffusion, to the source potential of the transistor. This may be achieved by extending a body region of a peripheral source cell every given number of peripheral cells facing the strip of field-isolation structure until it intersects said field-isolation diffusion. By so connecting one peripheral source cell every given number of cells, the actual decrement of the overall channel width of the integrated transistor is negligible, thus leaving unaltered the electrical characteristics of the power transistor.

    Abstract translation: VDMOS晶体管的击穿电压显着增加,而不会通过将源极单元阵列与漏极扩散区分开形成在场氧化物带的边缘部分下面的场隔离扩散电位来抑制器件的其它电气特性 ,到晶体管的源极电位。 这可以通过将外围源电池的体区域延伸到每隔给定数量的外围电池单元面向磁场隔离结构条带直到其与所述场隔离扩散相交的方式来实现。 通过这样连接每个给定数量的单元的一个外围源单元,集成晶体管的总体通道宽度的实际减小可以忽略不计,从而保留功率晶体管的电气特性。

    Four-quadrant biCMOS analog multiplier
    89.
    发明授权
    Four-quadrant biCMOS analog multiplier 失效
    四象限biCMOS模拟乘法器

    公开(公告)号:US5587682A

    公开(公告)日:1996-12-24

    申请号:US413772

    申请日:1995-03-30

    CPC classification number: G06G7/163

    Abstract: An analog multiplier circuit includes three transconductance stages. One of the transconductance stages, receiving a first differential voltage, conducts a differential current responsive to the first differential voltage from the other two transconductance stages. The differential current changes the transconductance in the other two transconductance stages, which are cross-coupled with one another. The second differential input voltage is presented to the other two transconductance stages in parallel, resulting in an output differential current or voltage based on the product of the first and second differential input voltages. Each of the transconductance stages is implemented in BiCMOS, and each includes two differential legs, each having a MOS transistor receiving an input signal and a cascode bipolar transistor. Each transconductance stage also includes a reference leg which develops the drain-source voltage for the MOS transistors; the first transconductance stage differentially varies this drain-source voltage in the other two stages to produce the product.

    Abstract translation: 模拟乘法器电路包括三个跨导级。 接收第一差分电压的跨导级中的一个传导响应于来自其它两个跨导级的第一差分电压的差分电流。 差分电流改变了另外两个跨导级的跨导,它们彼此交叉耦合。 第二差分输入电压并联提供给另外两个跨导级,导致基于第一和第二差分输入电压的乘积的输出差分电流或电压。 每个跨导级在BiCMOS中实现,并且每个跨导级包括两个差分支路,每个支路具有接收输入信号的MOS晶体管和共源共栅双极晶体管。 每个跨导级还包括产生MOS晶体管的漏 - 源电压的参考支路; 第一跨导级在其他两个阶段差异地改变该漏极 - 源极电压以产生该产品。

    Protection circuit for devices comprising nonvolatile memories
    90.
    发明授权
    Protection circuit for devices comprising nonvolatile memories 失效
    包括非易失性存储器的装置的保护电路

    公开(公告)号:US5579196A

    公开(公告)日:1996-11-26

    申请号:US267145

    申请日:1994-06-27

    Inventor: Saverio Pezzini

    CPC classification number: G11C5/147

    Abstract: A protection circuit (1) comprising a first and second supply line at a first and second supply voltage respectively; a reference voltage source; a comparator connected to the first supply line and the source; and a switch controlled by the comparator via a control terminal and located between the second supply line and the output of the circuit. To reduce static consumption of the comparator under normal operating conditions, the circuit comprises enabling control elements connected to the two supply lines and to the comparator for disabling the comparator and turning on the switch when the two supply voltages differ by a value below a predetermined threshold, but are greater than a reference value.

    Abstract translation: 一种保护电路(1),分别包括第一和第二电源电压的第一和第二电源线; 参考电压源; 比较器,连接到第一电源线和源; 以及由比较器经由控制端控制并位于第二电源线和电路的输出之间的开关。 为了在正常工作条件下降低比较器的静电消耗,该电路包括使两个电源电压连接的控制元件与比较器相连使得禁止比较器和导通开关,当两个电源电压相差低于一个预定阈值 ,但大于参考值。

Patent Agency Ranking