-
1.
公开(公告)号:US20130026620A1
公开(公告)日:2013-01-31
申请号:US13192756
申请日:2011-07-28
申请人: Cheng-Lin HUANG , I-Ting CHEN , Ying Ching SHIH , Po-Hao TSAI , Szu Wei LU , Jing-Cheng LIN , Shin-Puu JENG , Chen-Hua YU
发明人: Cheng-Lin HUANG , I-Ting CHEN , Ying Ching SHIH , Po-Hao TSAI , Szu Wei LU , Jing-Cheng LIN , Shin-Puu JENG , Chen-Hua YU
IPC分类号: H01L23/498 , H01L21/60
CPC分类号: H01L24/14 , H01L23/49811 , H01L24/11 , H01L24/13 , H01L24/17 , H01L24/81 , H01L2224/0346 , H01L2224/03912 , H01L2224/0401 , H01L2224/1146 , H01L2224/11462 , H01L2224/11472 , H01L2224/1161 , H01L2224/11622 , H01L2224/13011 , H01L2224/13014 , H01L2224/13078 , H01L2224/13111 , H01L2224/13139 , H01L2224/13144 , H01L2224/13147 , H01L2224/1403 , H01L2224/1405 , H01L2224/14051 , H01L2224/145 , H01L2224/16238 , H01L2224/17107 , H01L2224/81141 , H01L2224/81193 , H01L2224/81815 , H01L2224/81897 , H01L2924/1305 , H01L2924/1306 , H01L2924/00014 , H01L2924/01047 , H01L2924/01082 , H01L2924/01029 , H01L2924/0103 , H01L2924/01083 , H01L2924/01053 , H01L2924/01079 , H01L2924/01051 , H01L2924/014 , H01L2924/00012 , H01L2924/00
摘要: The disclosure relates to a conductive bump structure of a semiconductor device. An exemplary structure for a semiconductor device comprises a substrate comprising a major surface and conductive bumps distributed over the major surface of the substrate. Each of a first subset of the conductive bumps comprise a regular body, and each of a second subset of the conductive bumps comprise a ring-shaped body.
摘要翻译: 本发明涉及半导体器件的导电凸块结构。 半导体器件的示例性结构包括包括主表面的衬底和分布在衬底的主表面上的导电凸块。 导电凸块的第一子集中的每一个包括规则体,并且导电凸块的第二子集中的每一个包括环形体。
-
公开(公告)号:US20130244378A1
公开(公告)日:2013-09-19
申请号:US13418868
申请日:2012-03-13
申请人: Chin-Fu KAO , Jing-Cheng LIN , Jui-Pin HUNG , Szu Wei LU
发明人: Chin-Fu KAO , Jing-Cheng LIN , Jui-Pin HUNG , Szu Wei LU
IPC分类号: H01L21/50
CPC分类号: H01L21/563 , H01L21/568 , H01L23/562 , H01L24/13 , H01L24/16 , H01L24/29 , H01L24/32 , H01L24/73 , H01L24/92 , H01L25/0655 , H01L2224/13111 , H01L2224/13139 , H01L2224/13147 , H01L2224/16225 , H01L2224/2929 , H01L2224/29386 , H01L2224/32225 , H01L2224/73204 , H01L2224/92125 , H01L2924/12042 , H01L2924/157 , H01L2924/3511 , H01L2924/00012 , H01L2924/00
摘要: A method includes bonding a carrier over a top die. The method further includes curing an underfill disposed between a substrate and the top die. The method further includes applying a force over the carrier during the curing. The method further includes removing the carrier from the top die.
摘要翻译: 一种方法包括将载体粘合在顶模上。 该方法还包括固化设置在基底和顶模之间的底部填充物。 该方法还包括在固化期间在载体上施加力。 该方法还包括从顶模移除载体。
-
公开(公告)号:US20110042827A1
公开(公告)日:2011-02-24
申请号:US12939241
申请日:2010-11-04
申请人: Szu Wei LU , Mirng-Ji Lii , Chen-Shien Chen , Hua-Shu Wu , Jerry Tzou
发明人: Szu Wei LU , Mirng-Ji Lii , Chen-Shien Chen , Hua-Shu Wu , Jerry Tzou
IPC分类号: H01L23/48
CPC分类号: H01L25/0657 , H01L21/76898 , H01L23/3171 , H01L23/495 , H01L24/03 , H01L24/05 , H01L24/11 , H01L24/13 , H01L24/16 , H01L24/45 , H01L24/48 , H01L24/73 , H01L25/50 , H01L2224/02166 , H01L2224/0401 , H01L2224/04042 , H01L2224/05073 , H01L2224/05166 , H01L2224/05181 , H01L2224/05187 , H01L2224/05567 , H01L2224/05571 , H01L2224/05624 , H01L2224/05647 , H01L2224/131 , H01L2224/13124 , H01L2224/13144 , H01L2224/13147 , H01L2224/16 , H01L2224/32145 , H01L2224/45144 , H01L2224/4809 , H01L2224/48091 , H01L2224/48095 , H01L2224/48227 , H01L2224/48229 , H01L2224/48247 , H01L2224/48624 , H01L2224/48647 , H01L2225/0651 , H01L2225/06575 , H01L2225/06589 , H01L2924/0002 , H01L2924/01005 , H01L2924/01006 , H01L2924/01013 , H01L2924/01014 , H01L2924/01019 , H01L2924/01022 , H01L2924/01023 , H01L2924/01027 , H01L2924/01029 , H01L2924/01033 , H01L2924/0105 , H01L2924/01073 , H01L2924/01078 , H01L2924/01079 , H01L2924/01082 , H01L2924/014 , H01L2924/04941 , H01L2924/10253 , H01L2924/12041 , H01L2924/13091 , H01L2924/14 , H01L2924/15311 , H01L2924/15787 , H01L2924/15788 , H01L2924/19041 , H01L2924/19042 , H01L2924/19043 , H01L2924/30107 , H01L2924/00014 , H01L2924/04953 , H01L2924/00 , H01L2224/05552
摘要: A semiconductor structure includes a first substrate and a second substrate bonded over the first substrate. The first substrate includes a passivation layer formed over the first substrate. The passivation layer includes at least one first opening exposing a first bonding pad formed over the first substrate. The second substrate includes at least one second opening aligned with and facing the first opening.
摘要翻译: 半导体结构包括第一基板和粘合在第一基板上的第二基板。 第一衬底包括形成在第一衬底上的钝化层。 钝化层包括至少一个第一开口,暴露在第一衬底上形成的第一焊盘。 第二基板包括与第一开口对准并面向第一开口的至少一个第二开口。
-
-