中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

9 records (took 0.014 seconds)

    NVDIMM emulation using a host memory buffer
    2.
    发明授权
    NVDIMM emulation using a host memory buffer 有权

    公开(公告)号：US10956323B2

    公开(公告)日：2021-03-23

    申请号：US15976795

    申请日：2018-05-10

    Applicant: Intel Corporation

    Inventor： Dale J. Juenemann ,  James A. Boyd ,  Robert J. Royer, Jr.

    IPC: G06F12/08 ,  G06F12/0804 ,  G06F3/06

    Abstract: Examples include techniques for emulating a non-volatile dual inline memory module (NVDIMM) in a computing platform using a non-volatile storage device. When a power up event occurs for the computing platform, a host memory buffer may be allocated in a system memory device and a backing store for the host memory buffer may be copied from the non-volatile storage device to the host memory buffer in the system memory device. When a power down event or a flush event occurs for the computing platform, the host memory buffer may be copied from the system memory device to the corresponding backing store for the host memory buffer in the non-volatile storage device. Thus, virtual NVDIMM functionality may be provided without having NVDIMM hardware in the computing platform.

    Systems and techniques for control of storage device power states
    3.
    发明授权
    Systems and techniques for control of storage device power states 有权
    用于控制存储设备电源状态的系统和技术

    公开(公告)号：US09348405B2

    公开(公告)日：2016-05-24

    申请号：US14140321

    申请日：2013-12-24

    Applicant: INTEL CORPORATION

    Inventor： Assar Badri ,  Dale J. Juenemann ,  Scott E. Burridge

    IPC: G06F1/32

    CPC classification number: G06F1/3268 ,  G06F1/3231 ,  Y02D10/154 ,  Y02D10/173

    Abstract: Systems and techniques for control of storage device power states are described herein. In some embodiments, a control system for a storage device of a computing device may include receiver logic to receive a proximity signal indicative of a distance of a user from a proximity sensor, transition logic to determine that the proximity signal satisfies out-of-proximity criteria and generate an out-transition signal based at least in part on the determination that the proximity signal satisfies the out-of-proximity criteria, and state-change logic to cause a change in a power state of the storage device from a first power state to a second power state, in response to the out-transition signal, wherein the storage device consumes less power in the second power state than in the first power state. Other embodiments may be described and/or claimed.

    Abstract translation: 这里描述了用于控制存储设备功率状态的系统和技术。 在一些实施例中，用于计算设备的存储设备的控制系统可以包括接收器逻辑，用于接收指示用户离接近传感器的距离的接近信号，转换逻辑以确定接近信号满足不接近 至少部分地基于所述接近信号满足所述非接近标准的判定以及使所述存储设备的电源状态从第一功率变化的状态改变逻辑，并且生成输出转换信号 状态为第二功率状态，响应于过渡信号，其中存储设备在第二功率状态中消耗的功率比在第一功率状态中消耗更少的功率。 可以描述和/或要求保护其他实施例。

    METHODS AND APPARATUS TO MANAGE INTERMITTENTLY CONNECTABLE STORAGE MEDIA
    4.
    发明申请
    METHODS AND APPARATUS TO MANAGE INTERMITTENTLY CONNECTABLE STORAGE MEDIA 审中-公开

    公开(公告)号：US20190026226A1

    公开(公告)日：2019-01-24

    申请号：US15658177

    申请日：2017-07-24

    Applicant: Intel Corporation

    Inventor： James A. Boyd ,  Dale J. Juenemann

    IPC: G06F12/0877 ,  G06F12/0891 ,  G06F13/40 ,  G06F13/16

    Abstract: A disclosed example to manage intermittently connectable storage media includes a cache initializer to initialize a nonvolatile cache corresponding to an intermittently connectable storage media device connected to a host system; a cache flush manager to change a cache flush mode associated with the nonvolatile cache from a cache write through mode to a cache write back mode based on the intermittently connectable storage media device being disconnected from the host system; a cache access manager to maintain the nonvolatile cache after the intermittently connectable storage media device is disconnected, and in response to a data access request corresponding to the intermittently connectable storage media device, perform a corresponding data access operation using the nonvolatile cache.

    TECHNOLOGIES FOR MANAGING A DYNAMIC READ CACHE OF A SOLID STATE DRIVE
    5.
    发明申请
    TECHNOLOGIES FOR MANAGING A DYNAMIC READ CACHE OF A SOLID STATE DRIVE 审中-公开
    用于管理固态驱动器的动态读取速度的技术

    公开(公告)号：US20170075812A1

    公开(公告)日：2017-03-16

    申请号：US14855660

    申请日：2015-09-16

    Applicant: Intel Corporation

    Inventor： Ning Wu ,  Dale J. Juenemann ,  Neeraj Sharma ,  Ramkarthik Ganesan

    IPC: G06F12/08

    CPC classification number: G06F12/0893 ,  G06F12/0246 ,  G06F12/0804 ,  G06F12/0868 ,  G06F12/0891 ,  G06F2212/222 ,  G06F2212/7202 ,  G06F2212/7203 ,  G06F2212/7207

    Abstract: Technologies for managing a read cache of a solid state drive include establishing a read cache in an otherwise unused region of non-volatile memory of the solid state drive. To do so, a memory region of the non-volatile memory corresponding to the read cache is converted to single-level cell (SLC) mode. For example, the memory region may be converted from a multi-level cell (MLC) or a triple-level cell (TLC) mode to the SLC mode. A drive controller of the solid state drive manages data in the read cache based on a read count associated with the data. For example, data having a relatively high read count may be inserted into the read cache and data having a relatively lower read count may be evicted from the read cache over time. The size of the read cache may be dynamically adjusted over time based on available space and/or operating requirements.

    Abstract translation: 用于管理固态驱动器的读取高速缓存的技术包括在固态驱动器的非易失性存储器的另外未使用的区域中建立读高速缓存。 为此，将与读取的高速缓存相对应的非易失性存储器的存储器区域转换为单级单元（SLC）模式。 例如，存储器区域可以从多级单元（MLC）或三级单元（TLC）模式转换为SLC模式。 固态驱动器的驱动器控制器基于与数据相关联的读取计数来管理读取高速缓存中的数据。 例如，具有较高读取计数的数据可被插入到读取的高速缓冲存储器中，具有较低读取计数的数据可以随着时间从读取的高速缓存中逐出。 读取缓存的大小可以根据可用空间和/或操作要求随时间动态调整。

    Technologies for protecting data in an asymmetric storage volume
    7.
    发明授权
    Technologies for protecting data in an asymmetric storage volume 有权

    公开(公告)号：US10540505B2

    公开(公告)日：2020-01-21

    申请号：US15721554

    申请日：2017-09-29

    Applicant: INTEL CORPORATION

    Inventor： James A. Boyd ,  Dale J. Juenemann ,  Robert J. Royer, Jr.

    IPC: G06F11/30 ,  G06F21/60 ,  G06F3/06 ,  G06F16/27

    Abstract: Technologies for protecting data in an asymmetric volume (ASV) that includes a first storage device that supports device-based encryption and a second storage device that does not support device-based encryption. In embodiments the technologies enable disparate capabilities of the storage devices in an ASV to be exposed to a user. When a complete copy of targeted data identified by a user input for encrypted storage is not present on the first storage device, at least a portion of the targeted data stored on the second storage device is rewritten to the first storage device. When a complete copy of the targeted data is stored on the first storage device, one or more security operations are performed to obfuscate or erase any portion of the targeted data stored on the second storage device.

Patent Agency Ranking