-
公开(公告)号:US20210257305A1
公开(公告)日:2021-08-19
申请号:US17024852
申请日:2020-09-18
Applicant: Samsung Electronics Co., Ltd.
Inventor: Choongbin Yim , Jungwoo Kim , Jihwang Kim , Jungsoo Byun , Jongbo SHIM , Doohwan Lee , Kyoungsei Choi , Junggon Choi , Sungeun Pyo
IPC: H01L23/538 , H01L25/10
Abstract: A semiconductor package includes: a redistribution layer including a plurality of redistribution insulating layers, a plurality of redistribution line patterns that constitute lower wiring layers, and a plurality of redistribution vias that are connected to some of the plurality of redistribution line patterns while penetrating at least one of the plurality of redistribution insulating layers; at least one semiconductor chip arranged on the redistribution layer; an expanded layer surrounding the at least one semiconductor chip on the redistribution layer; and a cover wiring layer including at least one base insulating layer, a plurality of wiring patterns that constitute upper wiring layers, and a plurality of conductive vias that are connected to some of the plurality of wiring patterns while penetrating the at least one base insulating layer.
-
公开(公告)号:US20210183757A1
公开(公告)日:2021-06-17
申请号:US17017638
申请日:2020-09-10
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: JI HWANG KIM , Hyunkyu Kim , Jongbo Shim , Eunhee Jung , Kyoungsei Choi
IPC: H01L23/498 , H01L23/31 , H01L25/065 , H01L23/00
Abstract: A semiconductor package includes a lower package, an interposer on the lower package, and an under-fill layer between the interposer and the lower package. The interposer includes a through hole that vertically penetrates the interposer. The under-fill layer includes an extension that fills at least a portion of the through hole.
-
公开(公告)号:US20210050297A1
公开(公告)日:2021-02-18
申请号:US16849629
申请日:2020-04-15
Applicant: Samsung Electronics Co., Ltd
Inventor: Jihwang Kim , Jeongmin Kang , Hyunkyu Kim , Jongbo Shim , Kyoungsei Choi
IPC: H01L23/538 , H01L23/31 , H01L23/498
Abstract: A semiconductor package is provided including a package substrate. The package substrate includes a substrate pattern and a substrate insulation layer at least partially surrounding the substrate pattern. The package substrate has a groove. An external connection terminal is disposed below the package substrate. An embedded semiconductor device is disposed within the groove of the package substrate. The embedded semiconductor device includes a first substrate. A first active layer is disposed on the first substrate. A first chip pad is disposed on the first active layer. A buried insulation layer is disposed within the groove of the package substrate and at least partially surrounds at least a portion of a lateral surface of the embedded semiconductor device. A mounted semiconductor device is disposed on the package substrate and is connected to the package substrate and the embedded semiconductor device.
-
4.
公开(公告)号:US10211159B2
公开(公告)日:2019-02-19
申请号:US15215227
申请日:2016-07-20
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Yoonha Jung , Jongkook Kim , Bona Baek , Heeseok Lee , Kyoungsei Choi
IPC: H01L23/538 , H01L23/00 , H01L25/10 , H01L23/552 , H01L23/31 , H01L23/498
Abstract: A semiconductor package includes a first plate having a through hole therein, at least one interconnection layer disposed on a first surface of the first plate, and at least one semiconductor chip disposed on the at least one interconnection layer in a space defined by the through hole and electrically connected to the least one interconnection layer. The package further includes a second plate disposed on the at least one semiconductor chip and a second surface of the first plate on a side of the first plate opposite the first surface, and at least one conductive pad disposed on the second surface of the first plate and electrically connected to the at least one interconnection layer.
-
公开(公告)号:US10262971B2
公开(公告)日:2019-04-16
申请号:US15469837
申请日:2017-03-27
Applicant: Samsung Electronics Co., Ltd.
Inventor: Un-Byoung Kang , Yungcheol Kong , Kyoungsei Choi
IPC: H01L25/04 , H01L23/49 , H01L23/528 , H01L27/146
Abstract: Provided are a stacked image sensor package and a packaging method thereof. A stacked image sensor package includes: a stacked image sensor in which a pixel array die and a logic die are stacked; a redistribution layer formed on one surface of the stacked image sensor, rerouting an input/output of the stacked image sensor, and including a first pad and a second pad; a memory die connected with the first pad of the redistribution layer and positioned on the stacked image sensor; and external connectors connected with the second pad, connecting the memory die and the stacked image sensor with an external device, and having the memory die positioned therebetween.
-
公开(公告)号:US09601445B2
公开(公告)日:2017-03-21
申请号:US14855572
申请日:2015-09-16
Applicant: Samsung Electronics Co., Ltd.
Inventor: Ji-Yong Park , Woonbae Kim , Kyoungsei Choi
IPC: H01L23/552 , H01L23/60 , H01L23/498 , H01L23/14 , H01L23/00
CPC classification number: H01L23/60 , H01L23/145 , H01L23/49827 , H01L23/49838 , H01L23/49866 , H01L23/49894 , H01L23/552 , H01L24/00
Abstract: Semiconductor packages are provided. The semiconductor packages may include a base film having a top surface and a bottom surface, a circuit pattern disposed on the top surface of the base film and connected to a ground terminal, a via hole penetrating the base film, a lower shielding layer that is electrically connected to the circuit pattern and fills the whole region of the via hole and cover the bottom surface of the base.
-
公开(公告)号:US09112062B2
公开(公告)日:2015-08-18
申请号:US13974254
申请日:2013-08-23
Applicant: Samsung Electronics Co., Ltd.
Inventor: JiSun Hong , Hyunki Kim , JongBo Shim , SeokWon Lee , Kyoungsei Choi
CPC classification number: H01L24/97 , H01L21/561 , H01L23/3128 , H01L23/3135 , H01L24/16 , H01L24/32 , H01L24/73 , H01L25/0657 , H01L25/105 , H01L25/50 , H01L2224/13025 , H01L2224/16145 , H01L2224/16225 , H01L2224/32145 , H01L2224/32225 , H01L2224/73204 , H01L2224/73207 , H01L2224/73265 , H01L2224/97 , H01L2225/0651 , H01L2225/06513 , H01L2225/06541 , H01L2225/06568 , H01L2225/1023 , H01L2225/1058 , H01L2924/15311 , H01L2924/15331 , H01L2924/181 , H01L2924/18161 , H01L2224/48227 , H01L2924/00012 , H01L2224/81 , H01L2924/00
Abstract: A semiconductor device includes a first semiconductor package including a first mold part, a second semiconductor package including a second mold part, a connecting pattern configured to electrically connect the first and second semiconductor packages to each other, and a molding pattern between the first and second semiconductor packages. The molding pattern extends to cover at least a portion of a sidewall of only the second semiconductor package.
Abstract translation: 一种半导体器件包括:第一半导体封装,包括第一模具部件,包括第二模具部件的第二半导体封装,被配置为使第一和第二半导体封装彼此电连接的连接图案;以及第一和第二半导体封装之间的模制图案 半导体封装。 模制图案延伸以覆盖仅第二半导体封装的侧壁的至少一部分。
-
公开(公告)号:US11367688B2
公开(公告)日:2022-06-21
申请号:US17090502
申请日:2020-11-05
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Choongbin Yim , Jungwoo Kim , Jihwang Kim , Jongbo Shim , Kyoungsei Choi
IPC: H01L23/538 , H01L23/31 , H01L23/14
Abstract: A semiconductor package includes a first package substrate, a first semiconductor chip on the first package substrate, a molding layer covering side walls of the first semiconductor chip and including through holes, an interposer on the first semiconductor chip and the molding layer, conductive connectors in the through holes of the molding layer and connected to the first package substrate and the interposer, and an insulating filler including a first portion that fills the through holes of the molding layer so as to surround side walls of the conductive connectors.
-
公开(公告)号:US10756055B2
公开(公告)日:2020-08-25
申请号:US16295276
申请日:2019-03-07
Applicant: Samsung Electronics Co., Ltd.
Inventor: Un-Byoung Kang , Yungcheol Kong , Kyoungsei Choi
IPC: H01L25/04 , H01L27/146 , H01L23/00 , H01L23/49 , H01L23/528 , H01L23/48
Abstract: Provided are a stacked image sensor package and a packaging method thereof. A stacked image sensor package includes: a stacked image sensor in which a pixel array die and a logic die are stacked; a redistribution layer formed on one surface of the stacked image sensor, rerouting an input/output of the stacked image sensor, and including a first pad and a second pad; a memory die connected with the first pad of the redistribution layer and positioned on the stacked image sensor; and external connectors connected with the second pad, connecting the memory die and the stacked image sensor with an external device, and having the memory die positioned therebetween.
-
公开(公告)号:US10177188B2
公开(公告)日:2019-01-08
申请号:US15583224
申请日:2017-05-01
Applicant: Samsung Electronics Co., Ltd.
Inventor: Un-Byoung Kang , Yungcheol Kong , Hyunsu Jun , Kyoungsei Choi
IPC: H01L27/146 , H01L31/0203 , H01L23/00 , H01L31/024
Abstract: A semiconductor package including a substrate, a memory chip on the substrate, a mold layer on the substrate to cover a side surface of the memory chip, an image sensor chip on the memory chip and the mold layer, and a connection terminal between and electrically connecting the memory chip to the image sensor chip may be provided.
-
-
-
-
-
-
-
-
-