-
公开(公告)号:US09728598B2
公开(公告)日:2017-08-08
申请号:US14681045
申请日:2015-04-07
发明人: I-Chih Chen , Chih-Mu Huang , Fu-Tsun Tsai , Meng-Yi Wu , Yung-Fa Lee , Ying-Lang Wang
IPC分类号: H01L21/425 , H01L21/02 , H01L29/06 , H01L29/66 , H01L29/78 , H01L29/08 , H01L21/265
CPC分类号: H01L29/0638 , H01L21/26506 , H01L29/0603 , H01L29/0847 , H01L29/66628 , H01L29/66636 , H01L29/7834 , H01L29/7848
摘要: A semiconductor device includes a semiconductor substrate having a first conductivity type region including a first conductivity type impurity. A first gate structure is on the semiconductor substrate overlying the first conductivity type region. A second conductivity type region including a second conductivity type impurity is formed in the semiconductor substrate. A barrier layer is located between the first conductivity type region and the second conductivity type region. The barrier layer prevents diffusion of the second conductivity type impurity from the second conductivity type region into the first conductivity type region.
-
公开(公告)号:US09666555B2
公开(公告)日:2017-05-30
申请号:US15203045
申请日:2016-07-06
发明人: Chen-Chun Chen , Chiu-Jung Chen , Fu-Tsun Tsai , Shiu-Ko Jangjian , Chi-Cherng Jeng , Hsin-Chi Chen
IPC分类号: H01L21/20 , H01L23/00 , H01L21/02 , H01L27/146 , H01L21/027 , H01L21/268 , H01L21/306
CPC分类号: H01L24/83 , H01L21/02019 , H01L21/0273 , H01L21/268 , H01L21/30604 , H01L21/76256 , H01L27/1464 , H01L27/14687 , H01L27/1469 , H01L2224/29101 , H01L2224/29111 , H01L2224/29124 , H01L2224/29144 , H01L2224/2919 , H01L2224/83201 , H01L2224/838 , H01L2224/83805 , H01L2224/8385 , H01L2224/83895 , H01L2224/83896 , H01L2924/07025
摘要: A method of manufacturing a semiconductor structure includes providing a first wafer including a surface, removing some portions of the first wafer over the surface to form a plurality of recesses extended over at least a portion of the surface of the first wafer, providing a second wafer, and disposing the second wafer over the surface of the first wafer.
-
公开(公告)号:US09450093B2
公开(公告)日:2016-09-20
申请号:US14515225
申请日:2014-10-15
发明人: I-Chih Chen , Chih-Ming Hsieh , Fu-Tsun Tsai , Yung-Fa Lee , Chih-Mu Huang
IPC分类号: H01L29/78 , H01L29/66 , H01L21/265 , H01L21/324
CPC分类号: H01L29/66795 , H01L21/265 , H01L21/324 , H01L29/7848 , H01L29/785
摘要: Some embodiments of the present disclosure provide a method of manufacturing a semiconductor device including receiving a FinFET precursor including a fin structure formed between isolation regions, and a gate structure formed over a portion of the fin structure such that a sidewall of the fin structure is in contact with a gate spacer of the gate structure; patterning the fin structure to comprise a pattern of at least one upward step rising from the isolation region; forming a capping layer over the fin structure, the isolation region, and the gate structure; performing an annealing process on the FinFET precursor to form at least two dislocations along the upward step; and removing the capping layer.
摘要翻译: 本公开的一些实施例提供一种制造半导体器件的方法,该半导体器件包括接收包括形成在隔离区域之间的鳍结构的FinFET前体,以及形成在鳍结构的一部分上的栅极结构,使得翅片结构的侧壁处于 与栅极结构的栅极间隔物接触; 图案化鳍结构以包括从隔离区域上升的至少一个向上步骤的图案; 在鳍结构,隔离区和栅结构之上形成覆盖层; 对FinFET前体进行退火处理以沿着向上的台阶形成至少两个位错; 并去除覆盖层。
-
公开(公告)号:US20150333007A1
公开(公告)日:2015-11-19
申请号:US14809580
申请日:2015-07-27
发明人: I-Chih Chen , Ying-Hao Chen , Chi-Cherng Jeng , Volume Chien , Fu-Tsun Tsai , Kun-Huei Lin
IPC分类号: H01L23/522 , H01L23/528 , H01L21/768 , H01L23/31
CPC分类号: H01L23/5226 , G06F17/5077 , H01L21/76805 , H01L21/76877 , H01L21/76897 , H01L23/3171 , H01L23/481 , H01L23/522 , H01L23/528 , H01L23/5283 , H01L23/5329 , H01L24/03 , H01L24/05 , H01L24/16 , H01L24/29 , H01L24/32 , H01L24/94 , H01L25/50 , H01L2224/03616 , H01L2224/0401 , H01L2224/04026 , H01L2224/05022 , H01L2224/05085 , H01L2224/05092 , H01L2224/05124 , H01L2224/05147 , H01L2224/05184 , H01L2224/05567 , H01L2224/05624 , H01L2224/05647 , H01L2224/05684 , H01L2224/16145 , H01L2224/29006 , H01L2224/29186 , H01L2224/2919 , H01L2224/32145 , H01L2224/73204 , H01L2224/94 , H01L2924/0002 , H01L2924/3511 , H01L2924/00 , H01L2224/83 , H01L2924/00014 , H01L2224/81 , H01L2924/00012
摘要: A semiconductor device includes a first layer including a number of first layer metal pads, a second layer formed on top of the first layer, the second layer including a number of second layer metal pads, and vias connecting the first layer metal pads to the second layer metal pads. A surface area overlap between the first layer metal pads and the second layer metal pads is below a defined threshold.
摘要翻译: 半导体器件包括包括多个第一层金属焊盘的第一层,形成在第一层顶部上的第二层,第二层包括多个第二层金属焊盘,以及将第一层金属焊盘连接到第二层金属焊盘的通孔 层金属垫。 第一层金属焊盘和第二层金属焊盘之间的表面积重叠低于规定的阈值。
-
公开(公告)号:US20150001658A1
公开(公告)日:2015-01-01
申请号:US13929172
申请日:2013-06-27
发明人: Shang-Yen Wu , I-Chih Chen , Yi-Sheng Liu , Volume Chien , Fu-Tsun Tsai , Chi-Cherng Jeng , Ying-Hao Chen
IPC分类号: H01L31/02
CPC分类号: H01L27/1464 , H01L24/05 , H01L27/1463 , H01L27/14634 , H01L27/14636 , H01L2224/04042 , H01L2224/48463 , H01L2924/13091 , H01L2924/00
摘要: A semiconductor device including a light sensing region disposed on a substrate is provided that includes a bond structure having one or more patterned layers underlying the pad element. The pad element may be coupled to the light sensing region and may be formed in a first metal layer disposed on the substrate. A second metal layer of the device has a first bond region, a region of the second metal layer that underlies the pad element. This first bond region of the second metal layer includes a pattern of a plurality of conductive lines interposed by dielectric. A via connects the pad element and the second metal layer.
摘要翻译: 提供了一种包括设置在基板上的光感测区域的半导体器件,其包括在衬垫元件下方具有一个或多个图案化层的接合结构。 焊盘元件可以耦合到光感测区域,并且可以形成在设置在衬底上的第一金属层中。 器件的第二金属层具有第一结合区域,第二金属层的位于衬垫元件下面的区域。 第二金属层的该第一接合区域包括插入介电体的多个导电线图案。 通孔连接垫元件和第二金属层。
-
公开(公告)号:US10361287B2
公开(公告)日:2019-07-23
申请号:US15260986
申请日:2016-09-09
发明人: I-Chih Chen , Chih-Ming Hsieh , Fu-Tsun Tsai , Yung-Fa Lee , Chih-Mu Huang
IPC分类号: H01L29/78 , H01L29/66 , H01L21/265 , H01L21/324
摘要: A method of manufacturing a semiconductor device includes receiving a FinFET precursor including a fin structure formed between some isolation regions, and a gate structure formed over a portion of the fin structure; removing a top portion of the fin structure on either side of the gate structure; growing a semiconductive layer on top of a remaining portion of the fin structure such that a plurality of corners is formed over the fin structure; forming a capping layer over the semiconductive layer; performing an annealing process on the FinFET precursor to form a plurality of dislocations proximate to the corners; and removing the capping layer.
-
公开(公告)号:US09768221B2
公开(公告)日:2017-09-19
申请号:US13929172
申请日:2013-06-27
发明人: Shang-Yen Wu , I-Chih Chen , Yi-Sheng Liu , Volume Chien , Fu-Tsun Tsai , Chi-Cherng Jeng , Ying-Hao Chen
IPC分类号: H01L23/52 , H01L27/146 , H01L23/00
CPC分类号: H01L27/1464 , H01L24/05 , H01L27/1463 , H01L27/14634 , H01L27/14636 , H01L2224/04042 , H01L2224/48463 , H01L2924/13091 , H01L2924/00
摘要: A semiconductor device including a light sensing region disposed on a substrate is provided that includes a bond structure having one or more patterned layers underlying the pad element. The pad element may be coupled to the light sensing region and may be formed in a first metal layer disposed on the substrate. A second metal layer of the device has a first bond region, a region of the second metal layer that underlies the pad element. This first bond region of the second metal layer includes a pattern of a plurality of conductive lines interposed by dielectric. A via connects the pad element and the second metal layer.
-
8.
公开(公告)号:US09548329B2
公开(公告)日:2017-01-17
申请号:US14322469
申请日:2014-07-02
发明人: Huan-En Lin , Shiu-Ko Jangjian , Volume Chien , Fu-Tsun Tsai , Yung-Lung Hsu , Chi-Cherng Jeng
IPC分类号: H01L27/146
CPC分类号: H01L27/14643 , H01L27/14621 , H01L27/14623 , H01L27/14627 , H01L27/14634 , H01L27/14636 , H01L27/1464 , H01L27/14689
摘要: A backside illuminated (BSI) image sensor device includes: a first substrate including a front side and a back side; a second substrate bonded with the first substrate on the front side; and a blocking layer between the first substrate and the second substrate. The first substrate includes an image sensor, and the image sensor is configured to collect incident light entering from the back side. The second substrate includes a circuit coupled with the image sensor. The blocking layer is configured to block radiation induced by the circuit.
摘要翻译: 背面照明(BSI)图像传感器装置包括:第一基板,包括前侧和后侧; 在前侧与第一基板结合的第二基板; 以及在第一基板和第二基板之间的阻挡层。 第一基板包括图像传感器,并且图像传感器被配置为收集从背面进入的入射光。 第二基板包括与图像传感器耦合的电路。 阻挡层被配置为阻挡由电路引起的辐射。
-
公开(公告)号:US09490345B2
公开(公告)日:2016-11-08
申请号:US14530320
申请日:2014-10-31
发明人: I-Chih Chen , Fu-Tsun Tsai , Yung-Fa Lee , Ko-Min Lin , Chih-Mu Huang , Ying-Lang Wang
IPC分类号: H01L29/417 , H01L29/45 , H01L21/324 , H01L29/78 , H01L29/66 , H01L29/08 , H01L21/285 , H01L29/165 , H01L21/265 , H01L21/768
CPC分类号: H01L29/66636 , H01L21/26506 , H01L21/28518 , H01L21/76814 , H01L29/0847 , H01L29/165 , H01L29/41775 , H01L29/41783 , H01L29/665 , H01L29/66628 , H01L29/7848
摘要: A semiconductor device includes a gate structure on a substrate; a raised source/drain region adjacent to the gate structure; and an interconnect plug on the doped region. The raised source/drain region includes a top surface being elevated from a surface of the substrate; and a doped region exposed on the top surface. The doped region includes a dopant concentration greater than any other portions of the raised source/drain region. A bottommost portion of the interconnect plug includes a width approximate to a width of the doped region.
摘要翻译: 半导体器件包括在衬底上的栅极结构; 与栅极结构相邻的凸起的源极/漏极区域; 以及掺杂区域上的互连插头。 升高的源极/漏极区域包括从衬底的表面升高的顶表面; 以及暴露在顶表面上的掺杂区域。 掺杂区域包括大于凸起源极/漏极区域的任何其它部分的掺杂剂浓度。 互连插头的最底部包括近似于掺杂区域的宽度的宽度。
-
公开(公告)号:US20150048518A1
公开(公告)日:2015-02-19
申请号:US14059102
申请日:2013-10-21
发明人: I-Chih Chen , Ying-Hao Chen , Chi-Cheng Jeng , Volume Chien , Fu-Tsun Tsai , Kun-Huei Lin
CPC分类号: H01L23/5226 , G06F17/5077 , H01L21/76805 , H01L21/76877 , H01L21/76897 , H01L23/3171 , H01L23/481 , H01L23/522 , H01L23/528 , H01L23/5283 , H01L23/5329 , H01L24/03 , H01L24/05 , H01L24/16 , H01L24/29 , H01L24/32 , H01L24/94 , H01L25/50 , H01L2224/03616 , H01L2224/0401 , H01L2224/04026 , H01L2224/05022 , H01L2224/05085 , H01L2224/05092 , H01L2224/05124 , H01L2224/05147 , H01L2224/05184 , H01L2224/05567 , H01L2224/05624 , H01L2224/05647 , H01L2224/05684 , H01L2224/16145 , H01L2224/29006 , H01L2224/29186 , H01L2224/2919 , H01L2224/32145 , H01L2224/73204 , H01L2224/94 , H01L2924/0002 , H01L2924/3511 , H01L2924/00 , H01L2224/83 , H01L2924/00014 , H01L2224/81 , H01L2924/00012
摘要: A semiconductor device includes a first layer including a number of first layer metal pads, a second layer formed on top of the first layer, the second layer including a number of second layer metal pads, and vias connecting the first layer metal pads to the second layer metal pads. A surface area overlap between the first layer metal pads and the second layer metal pads is below a defined threshold.
-
-
-
-
-
-
-
-
-