Apparatus and method for burn-in/testing of integrated circuit devices
    5.
    发明授权
    Apparatus and method for burn-in/testing of integrated circuit devices 失效
    用于集成电路器件的老化/测试的装置和方法

    公开(公告)号:US06094059A

    公开(公告)日:2000-07-25

    申请号:US241045

    申请日:1999-02-01

    IPC分类号: G01R31/28 G01R31/02

    CPC分类号: G01R31/2886

    摘要: A technique for testing/stressing integrated circuit devices, especially wafers, having a plurality of contacts on one face thereof arranged in a predetermined pattern is provided. An interposer having a dielectric substrate and a device contact face and a tester contact face is provided. A first plurality of releasable connectors on the device contact are face arranged in the same predetermined pattern, and a second plurality of releasable connectors are arranged in the same predetermined pattern on the tester contact face. The releasable connections are formed of dendrites. Conducting vias connect the corresponding connectors of the first and second releasable connectors respectively. A test head is provided having a plurality of contact pads also arranged in the same predetermined pattern. Circuitry is provided on the test head to connect each of the contact pads thereon with external leads extending to provide signal contact to each of the contact pads on the test head. The interposer is positioned between the IC device and the test head, with the contacts on the IC device in contact with the first plurality of connectors and the contact pads on the test head in contact with the second plurality of connectors. Signals are provided to the connector pads from the electrical leads for performing testing and/or burn-in of the integrated circuit device. The testing is performed at elevational temperatures. A test head structure is also disclosed.

    摘要翻译: 提供了以预定图案布置的在其一个面上具有多个触点的集成电路装置,特别是晶片的测试/应力的技术。 提供具有电介质基板和器件接触面和测试器接触面的插入件。 设备触点上的第一多个可释放连接器以相同的预定图案布置,并且第二多个可释放连接器以相同的预定图案布置在测试器接触面上。 可释放的连接由枝晶形成。 导通孔分别连接第一和第二可释放连接器的相应连接器。 提供了具有也以相同的预定图案布置的多个接触垫的测试头。 在测试头上提供电路以将每个接触焊盘上的每个接触垫连接到外部引线上,以提供与测试头上的每个接触焊盘的信号接触。 插入器位于IC器件和测试头之间,IC器件上的触点与第一组多个连接器接触,测试头上的接触焊盘与第二组连接器接触。 信号从电引线提供给连接器焊盘,用于执行集成电路器件的测试和/或老化。 测试在高温下进行。 还公开了测试头结构。

    Test head for applying signals in a burn-in test of an integrated circuit
    9.
    发明授权
    Test head for applying signals in a burn-in test of an integrated circuit 失效
    用于在集成电路的老化测试中应用信号的测试头

    公开(公告)号:US6094060A

    公开(公告)日:2000-07-25

    申请号:US241044

    申请日:1999-02-01

    IPC分类号: G01R31/28 G01R31/26

    CPC分类号: G01R31/2886

    摘要: A technique for testing/stressing integrated circuit devices, especially wafers, having a plurality of contacts on one face thereof arranged in a predetermined pattern is provided. An interposer having a dielectric substrate and a device contact face and a tester contact face is provided. A first plurality of releasable connectors on the device contact are face arranged in the same predetermined pattern, and a second plurality of releasable connectors are arranged in the same predetermined pattern on the tester contact face. The releasable connections are formed of dendrites. Conducting vias connect the corresponding connectors of the first and second releasable connectors respectively. A test head is provided having a plurality of contact pads also arranged in the same predetermined pattern. Circuitry is provided on the test head to connect each of the contact pads thereon with external leads extending to provide signal contact to each of the contact pads on the test head. The interposer is positioned between the IC device and the test head, with the contacts on the IC device in contact with the first plurality of connectors and the contact pads on the test head in contact with the second plurality of connectors. Signals are provided to the connector pads from the electrical leads for performing testing and/or burn-in of the integrated circuit device. The testing is performed at elevational temperatures. A test head structure is also disclosed.

    摘要翻译: 提供了以预定图案布置的在其一个面上具有多个触点的集成电路装置,特别是晶片的测试/应力的技术。 提供具有电介质基板和器件接触面和测试器接触面的插入件。 设备触点上的第一多个可释放连接器以相同的预定图案布置,并且第二多个可释放连接器以相同的预定图案布置在测试器接触面上。 可释放的连接由枝晶形成。 导通孔分别连接第一和第二可释放连接器的相应连接器。 提供了具有也以相同的预定图案布置的多个接触垫的测试头。 在测试头上提供电路以将每个接触焊盘上的每个接触垫连接到外部引线上,以提供与测试头上的每个接触焊盘的信号接触。 插入器位于IC器件和测试头之间,IC器件上的触点与第一组多个连接器接触,测试头上的接触焊盘与第二组连接器接触。 信号从电引线提供给连接器焊盘,用于执行集成电路器件的测试和/或老化。 测试在高温下进行。 还公开了测试头结构。

    Integrated, multi-chip, thermally conductive packaging device and
methodology
    10.
    发明授权
    Integrated, multi-chip, thermally conductive packaging device and methodology 失效
    集成的多芯片导热包装装置和方法

    公开(公告)号:US6075287A

    公开(公告)日:2000-06-13

    申请号:US826572

    申请日:1997-04-03

    摘要: Electrically conductive lamina are attached by an electrically insulating, thermally conductive adhesive and/or solder to one or more semiconductor devices such as chips and extend beyond the periphery of the chip or chips to form heat sink fins. Electrical connections may be made between such chips through holes (e.g. by a wire or plated through hole) in the electrically conductive lamina lined with an insulating material such as the electrically insulating adhesive to provide a structurally robust assembly. Surface pads and connections may overlie patterns of insulator on the lamina. A further lamina can be wrapped around lateral sides of the assembly to provide further heat sink area and mechanical protection for other heat sink fins. A graphite/carbon fiber composite matrix material is preferred for the lamina and the coefficient of thermal expansion of such materials may be matched to that of the semiconductor material attached thereto. Conductivity of the lamina also provides shielding against electrical noise to improve the noise immunity of short connections between chips made through the lamina as well as that of surface connections which may be formed on the lamina.

    摘要翻译: 导电层通过电绝缘的导热粘合剂和/或焊料附着到一个或多个半导体器件如芯片上并延伸超过芯片或芯片的周边以形成散热片。 电连接可以在这样的芯片之间通过衬有绝缘材料(例如电绝缘粘合剂)的导电层中的孔(例如通过导线或电镀通孔)形成,以提供结构上坚固的组件。 表面焊盘和连接可能覆盖层的绝缘体图案。 另外的层可以围绕组件的侧面缠绕以提供进一步的散热器区域和用于其它散热片的机械保护。 对于层板优选石墨/碳纤维复合材料基体材料,并且这种材料的热膨胀系数可以与附着于其上的半导体材料的热膨胀系数匹配。 薄层的电导率还提供了防止电噪声的屏蔽,以提高通过薄片制成的芯片之间的短连接的抗噪声能力以及可能形成在薄片上的表面连接。