Abstract:
A photonic IC chip includes an optical waveguide including an entrance waveguide extending in a first direction, a first branch waveguide and a second branch waveguide respectively branched from the entrance waveguide, a concave reflector between the first branch waveguide and the second branch waveguide and having a first reflective surface and a second reflective surface, a first exit waveguide extending from the first branch waveguide in the first direction, and a second exit waveguide extending from the second branch waveguide in the first direction, wherein the first reflective surface is adjacent the first branch waveguide and the second reflective surface is adjacent the second branch waveguide. The first reflective surface reflects a first optical signal into the second branch waveguide, and the second reflective surface reflects a second optical signal into the first branch waveguide.
Abstract:
A semiconductor package includes a package substrate that extends in a first direction, an interposer on an upper surface of the package substrate, where the interposer includes: a first substrate that includes a first portion having a first thickness in a second direction that is perpendicular to the first direction and a second portion having a second thickness in the second direction that is greater than the first thickness, and a plurality of first through vias that extend into the first substrate, a photonic IC chip on the first portion of the first substrate, where the photonic IC chip includes: a second substrate, a front insulation layer, an optical waveguide, an optical fiber, and a coupler, and a plurality of semiconductor chips on the second portion of the interposer.
Abstract:
A semiconductor package includes: a plurality of lower redistribution line patterns, a plurality of lower redistribution via patterns, and a lower redistribution insulating layer surrounding the plurality of lower redistribution line patterns and the plurality of lower redistribution via patterns; an expanded layer at least partially defining a mounting space and including, on the lower redistribution layer, a via pad at least partially defining a via pad recess extending from a bottom surface of the via pad into the via pad, an expanded structure covering the via pad, and an extending via portion connected with the via pad through the expanded structure; and a semiconductor chip in the mounting space, on the lower redistribution layer, wherein, from among the lower redistribution via patterns, a lower redistribution via pattern connected with the via pad extends into the via pad while filling the via pad recess.
Abstract:
A semiconductor package device may include a first package substrate, a first semiconductor chip on the first package substrate, an interposer on the first semiconductor chip, a warpage prevention member on the interposer, a molding member on the interposer and the first package substrate, and a second package substrate on the molding member. At least a portion of a top surface of the molding member may be spaced apart from a bottom surface of the second package substrate.
Abstract:
A variable resistance non-volatile memory device can include a semiconductor substrate and a plurality of first conductive lines each extending in a first direction perpendicular to the semiconductor substrate and spaced apart in a second direction on the semiconductor substrate. A second conductive line can extend in the second direction parallel to the semiconductor substrate on a first side of the plurality of first conductive lines and a third conductive line can extend in the second direction parallel to the semiconductor substrate on a second side of the plurality of first conductive lines opposite the first side of the plurality of first conductive lines. A plurality of first non-volatile memory cells can be on the first side of the plurality of first conductive lines and each can be coupled to the second conductive line and to a respective one of the plurality of first conductive lines, where each of the plurality of first non-volatile memory cells can include a switching element, a variable resistance element, and an electrode arranged in a first sequence. A plurality of second non-volatile memory cells can be on the second side of the plurality of first conductive lines and each can be coupled to the third conductive line and to a respective one of the plurality of first conductive lines, wherein each of the plurality of second non-volatile memory cells includes a switching element, a variable resistance element, and an electrode that are arranged in a second sequence, wherein the first sequence and the second sequence are symmetrical with one another about the plurality of first conductive lines.
Abstract:
A computer-implemented method for a simulation of a printed circuit board includes dividing a layout of the printed circuit board into elements having the same size, detecting first elements that have at least two materials from the elements, calculating anisotropic attributes of the first elements and assigning the anisotropic attributes to each of the first elements, and calculating a warpage of the printed circuit board based on the anisotropic attributes of the first elements. The anisotropic attributes depend on physical properties according to directions of the first elements on the layout.
Abstract:
A semiconductor device includes: a first memory section, a first peripheral circuit section, and a second peripheral circuit section that are disposed on a substrate; and a second memory section and a wiring section that are stacked on the second peripheral circuit section, wherein the first memory section includes a plurality of first memory cells, each of the first memory cells including a cell transistor and a capacitor connected to the cell transistor, the second memory section includes a plurality of second memory cells, each of the second memory cells including a variable resistance element and a select element coupled in series to each other, and the wiring section includes a plurality of line patterns, wherein the line patterns and the second memory cells are higher than the capacitor with respect to the substrate.
Abstract:
Semiconductor packages and methods of fabricating the same are disclosed. The semiconductor package may include a package substrate, a semiconductor chip, which is mounted on the package substrate to have a bottom surface facing the package substrate and a top surface opposite to the bottom surface, a mold layer provided on the package substrate to encapsulate the semiconductor chip, and a heat dissipation layer provided on the top surface of the semiconductor chip. The mold layer may have a top surface substantially coplanar with the top surface of the semiconductor chip, and the top surfaces of the semiconductor chip and the mold layer may have a difference in surface roughness from each other.
Abstract:
A method of resetting a variable resistance memory cell in a nonvolatile memory device includes; programming the memory cell to a set state using a corresponding compliance current, and then programming the memory cell to a reset state by pre-reading the variable resistance memory cell to determine its resistance and resetting the memory cell using a variable reset voltage determined in response to the determined resistance.