-
公开(公告)号:US11574874B2
公开(公告)日:2023-02-07
申请号:US16473598
申请日:2017-03-30
Applicant: INTEL CORPORATION
Inventor: Robert A. May , Sri Ranga Sai Boyapati , Kristof Darmawikarta , Hiroki Tanaka , Srinivas V. Pietambaram , Frank Truong , Praneeth Akkinepally , Andrew J. Brown , Lauren A. Link , Prithwish Chatterjee
IPC: H01L23/538 , H01L21/48
Abstract: An apparatus system is provided which comprises: a photoimageable dielectric layer; a first interconnect structure formed through the photoimageable dielectric, the first interconnect structure formed at least in part using a lithography process; and a second interconnect structure formed through the photoimageable dielectric, the second interconnect structure formed at least in part using a laser drilling process.
-
公开(公告)号:US11335632B2
公开(公告)日:2022-05-17
申请号:US15857238
申请日:2017-12-28
Applicant: Intel Corporation
Inventor: Prithwish Chatterjee , Junnan Zhao , Sai Vadlamani , Ying Wang , Rahul Jain , Andrew J. Brown , Lauren A. Link , Cheng Xu , Sheng C. Li
Abstract: Methods/structures of forming in-package inductor structures are described. Embodiments include a substrate including a dielectric material, the substrate having a first side and a second side. A conductive trace is located within the dielectric material. A first layer is on a first side of the conductive trace, wherein the first layer comprises an electroplated magnetic material, and wherein a sidewall of the first layer is adjacent the dielectric material. A second layer is on a second side of the conductive trace, wherein the second layer comprises the electroplated magnetic material, and wherein a sidewall of the second layer is adjacent the dielectric material.
-
公开(公告)号:US20220130748A1
公开(公告)日:2022-04-28
申请号:US17567639
申请日:2022-01-03
Applicant: INTEL CORPORATION
Inventor: Sai Vadlamani , Prithwish Chatterjee , Robert A. May , Rahul S. Jain , Lauren A. Link , Andrew J. Brown , Kyu Oh Lee , Sheng C. Li
Abstract: Methods/structures of forming embedded inductor structures are described. Embodiments include forming a first interconnect structure on a dielectric material of a substrate, selectively forming a magnetic material on a surface of the first interconnect structure, forming an opening in the magnetic material, and forming a second interconnect structure in the opening. Build up layers are then formed on the magnetic material.
-
4.
公开(公告)号:US11289263B2
公开(公告)日:2022-03-29
申请号:US15854460
申请日:2017-12-26
Applicant: INTEL CORPORATION
Inventor: Sai Vadlamani , Prithwish Chatterjee , Lauren A. Link , Andrew J. Brown
IPC: H01F27/28 , H01L23/522 , H01L49/02 , H01L23/538 , H01F17/00 , H01L21/768
Abstract: An electronic structure may be fabricated comprising an electronic substrate having at least one photo-imageable dielectric layer and an inductor embedded in the electronic substrate, wherein the inductor comprises a magnetic material layer disposed within a via formed in the at least one photo-imageable dielectric layer and an electrically conductive via extending through the magnetic material layer. The electronic structure may further include an integrated circuit device attached to the electronic substrate and the electronic substrate may further be attached to a board, such as a motherboard.
-
公开(公告)号:US20200075511A1
公开(公告)日:2020-03-05
申请号:US16119923
申请日:2018-08-31
Applicant: Intel Corporation
Inventor: Andrew J. Brown , Rahul Jain , Prithwish Chatterjee , Lauren A. Link , Sai Vadlamani
IPC: H01L23/64 , H01L23/538 , H01L23/00 , H01L21/48 , H01L21/683 , H01L21/78
Abstract: A coreless semiconductor package comprises a plurality of horizontal layers of dielectric material. A magnetic inductor is situated at least partly in a first group of the plurality of layers. A plated laser stop is formed to protect the magnetic inductor against subsequent acidic processes. An EMIB is situated above the magnetic inductor within a second group of the plurality of layers. Vias and interconnections are configured within the horizontal layers to connect a die of the EMIB to other circuitry. A first level interconnect is formed on the top side of the package to connect to the interconnections. BGA pockets and BGA pads are formed on the bottom side of the package. In a second embodiment a polymer film is used as additional protection against subsequent acidic processes. The magnetic inductor comprises a plurality of copper traces encapsulated in magnetic material.
-
6.
公开(公告)号:US20190221345A1
公开(公告)日:2019-07-18
申请号:US15870302
申请日:2018-01-12
Applicant: Intel Corporation
Inventor: Sai Vadlamani , Prithwish Chatterjee , Rahul Jain , Kyu Oh Lee , Sheng C. Li , Andrew J. Brown , Lauren A. Link
Abstract: A substrate for an integrated circuit package, the substrate comprising a dielectric, at least one conductor plane within the dielectric, and a planar magnetic structure comprising an organic magnetic laminate embedded within the dielectric, wherein the planar magnetic structure is integrated within the at least one conductor plane.
-
公开(公告)号:US11824013B2
公开(公告)日:2023-11-21
申请号:US16541734
申请日:2019-08-15
Applicant: INTEL CORPORATION
Inventor: Lauren A. Link , Andrew J. Brown , Sheng C. Li , Sandeep B. Sane
IPC: H01L23/00 , H01L23/498 , H01L23/14 , H01L23/15
CPC classification number: H01L23/562 , H01L23/145 , H01L23/15 , H01L23/49816 , H01L23/49822 , H01L23/49827 , H01L23/49838 , H01L24/16 , H01L2224/16227 , H01L2924/351
Abstract: Techniques for mounting a semiconductor chip in a circuit board assembly includes using different buildup materials on opposite sides of a core to optimize stress in the first level interconnect structure (between the chip and core) and/or the second level interconnect structure (between the core and circuit board). The core can be, for example, ceramic, glass, or glass cloth-reinforced epoxy. In one example, the first side of the core has one or more layers of conductive material within a first buildup structure comprising a first buildup material. The second side of the substrate has one or more layers of conductive material within a second buildup structure comprising a second buildup material different from the first buildup material. In another example, an outermost layer of the second buildup structure is a ductile material that functions to decouple stress in the interconnect between the substrate and a circuit board.
-
公开(公告)号:US11189409B2
公开(公告)日:2021-11-30
申请号:US15856547
申请日:2017-12-28
Applicant: Intel Corporation
Inventor: Andrew J. Brown , Prithwish Chatterjee , Lauren A. Link , Sai Vadlamani
Abstract: An inductor may be fabricated comprising a magnetic material layer and an electrically conductive via or trace extending through the magnetic material layer, wherein the magnetic material layer comprises dielectric magnetic filler particles within a carrier material. Further embodiments may include incorporating the inductor of the present description into an electronic substrate and may further include an integrated circuit device attached to the electronic substrate and the electronic substrate may further be attached to a board, such as a motherboard.
-
公开(公告)号:US10741947B2
公开(公告)日:2020-08-11
申请号:US15868169
申请日:2018-01-11
Applicant: Intel Corporation
Inventor: Amruthavalli Pallavi Alur , Siddharth K. Alur , Liwei Cheng , Lauren A. Link , Jonathan L. Rosch , Sai Vadlamani , Cheng Xu
Abstract: An electronic interconnect may include a substrate. The substrate may include a passageway in the substrate. The passageway may extend from a first surface of the substrate toward a second surface of the substrate. The passageway may be closed at an end of the passageway. The electronic interconnect may include a plated through hole socket coupled to the passageway. The electronic interconnect may include a contact. The contact may include a pin. The pin may be configured to engage with the plated through hole socket. The electronic interconnect may include a solder ball. The solder ball may be coupled to the plated through hole socket.
-
公开(公告)号:US20190206780A1
公开(公告)日:2019-07-04
申请号:US15857238
申请日:2017-12-28
Applicant: Intel Corporation
Inventor: Prithwish Chatterjee , Junnan Zhao , Sai Vadlamani , Ying Wang , Rahul Jain , Andrew J. Brown , Lauren A. Link , Cheng Xu , Sheng C. Li
IPC: H01L23/498 , H01F27/28 , H01L21/48 , H01F41/04 , H01L25/16
CPC classification number: H01L23/49822 , H01L21/4857 , H01L23/49816
Abstract: Methods/structures of forming in-package inductor structures are described. Embodiments include a substrate including a dielectric material, the substrate having a first side and a second side. A conductive trace is located within the dielectric material. A first layer is on a first side of the conductive trace, wherein the first layer comprises an electroplated magnetic material, and wherein a sidewall of the first layer is adjacent the dielectric material. A second layer is on a second side of the conductive trace, wherein the second layer comprises the electroplated magnetic material, and wherein a sidewall of the second layer is adjacent the dielectric material.
-
-
-
-
-
-
-
-
-