Semiconductor Device Having Dummy Gate and Gate
    1.
    发明申请
    Semiconductor Device Having Dummy Gate and Gate 审中-公开
    具有虚拟门和门的半导体器件

    公开(公告)号:US20140332883A1

    公开(公告)日:2014-11-13

    申请号:US14089274

    申请日:2013-11-25

    CPC classification number: H01L27/0886 H01L27/0266 H01L27/1211

    Abstract: A fin-shaped active region is defined on a substrate. First and second gate electrodes crossing the fin-shaped active region are arranged. A dummy gate electrode is formed between the first and second gate electrodes. A first drain region is formed between the first gate electrode and the dummy gate electrode. A second drain region is formed between the dummy gate electrode and the second gate electrode. A source region facing the second drain region is formed. A first drain plug relatively close to the dummy gate electrode, relatively far from the second gate electrode, and connected to the second drain region is formed. The second gate electrode is arranged between the second drain region and the source region. Each of the first and second gate electrodes covers a side surface of the fin-shaped active region.

    Abstract translation: 鳍状有源区限定在基底上。 布置了与鳍状有源区交叉的第一和第二栅电极。 在第一和第二栅电极之间形成虚拟栅电极。 在第一栅电极和伪栅电极之间形成第一漏区。 在虚拟栅极电极和第二栅极电极之间形成第二漏极区域。 形成面向第二漏极区域的源极区域。 形成相对靠近第二栅电极并与第二漏极区连接的虚拟栅电极的第一漏极插头。 第二栅极布置在第二漏极区域和源极区域之间。 第一和第二栅电极中的每一个覆盖鳍状有源区的侧表面。

    Semiconductor Device and Method for Fabricating the Same
    7.
    发明申请
    Semiconductor Device and Method for Fabricating the Same 审中-公开
    半导体器件及其制造方法

    公开(公告)号:US20150035061A1

    公开(公告)日:2015-02-05

    申请号:US14262230

    申请日:2014-04-25

    CPC classification number: H01L29/66545 H01L29/66795 H01L29/785

    Abstract: Provided are a multi-gate transistor device and a method for fabricating the same. The method for fabricating the multi-gate transistor device includes forming first and second fins shaped to protrude on a substrate and aligned and extending in a first direction and a trench separating the first and second fins from each other in the first direction between the first and second fins, performing ion implantation of impurities on sidewalls of the trench, forming a field dielectric film filling the trench, forming a recess in the first fin not exposing the field dielectric film, and growing an epitaxial layer in the recess.

    Abstract translation: 提供一种多栅极晶体管器件及其制造方法。 制造多栅极晶体管器件的方法包括:形成第一和第二鳍片,其形状突出在基底上并且在第一方向上对准和延伸;以及沟槽,其将第一和第二鳍片沿着第一方向彼此分开, 第二鳍片,在沟槽的侧壁上执行杂质的离子注入,形成填充沟槽的场电介质膜,在第一鳍片中形成不露出场介电膜的凹槽,以及在凹槽中生长外延层。

Patent Agency Ranking