WIRING SUBSTRATE
    2.
    发明申请

    公开(公告)号:US20250089167A1

    公开(公告)日:2025-03-13

    申请号:US18882148

    申请日:2024-09-11

    Abstract: A wiring substrate includes an insulating layer having through holes, a first conductor layer, a second conductor layer, interlayer conductors formed in the through holes. The interlayer conductors are connecting the first and second conductor layers and include first interlayer conductors formed in first region of the insulating layer and second interlayer conductors formed in second region of the insulating layer at density higher than density of the first interlayer conductors formed in the first region. A thickness of each first interlayer conductor is larger than a thickness of each second interlayer conductor. The insulating layer is formed such that the through holes includes first through holes having the first interlayer conductors formed therein and second through holes having the second interlayer conductors formed therein and that an inner diameter of each of the first through holes is larger than an inner diameter of each of the second through holes.

    WIRING SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME

    公开(公告)号:US20240206057A1

    公开(公告)日:2024-06-20

    申请号:US18542813

    申请日:2023-12-18

    CPC classification number: H05K1/0296 H05K3/067 H05K3/064

    Abstract: A wiring substrate includes a substrate, and a conductor layer formed on the substrate and including copper such that the conductor layer is patterned. The conductor layer is formed such that the upper surface of the conductor layer has a width that is equal to or larger than a width of the lower surface of the conductor layer and that the width of the lower surface is larger than the minimum width of a middle portion of the conductor layer between the upper surface and the lower surface.

    PRINTED WIRING BOARD AND SEMICONDUCTOR PACKAGE
    4.
    发明申请
    PRINTED WIRING BOARD AND SEMICONDUCTOR PACKAGE 审中-公开
    印刷线路板和半导体封装

    公开(公告)号:US20160043024A1

    公开(公告)日:2016-02-11

    申请号:US14822069

    申请日:2015-08-10

    Abstract: A printed wiring board includes a wiring conductor layer having first surface, conductor posts formed on second surface of the wiring layer, and an insulating layer embedding the wiring layer such that the first surface of the wiring layer is exposed on first surface of the insulating layer and covering side surfaces of the posts such that end surface of each conductor post is exposed from second surface of the insulating layer. The first surface of the wiring layer is recessed with respect to the first surface of the insulating layer and the end surface of each conductor post is recessed with respect to the second surface of the insulating layer such that distance between the end surface of each conductor post and the second surface of the insulating layer is greater than distance between the first surface of the wiring layer and the first surface of the insulating layer.

    Abstract translation: 印刷电路板包括具有第一表面的布线导体层,形成在布线层的第二表面上的导体柱,以及嵌入布线层的绝缘层,使得布线层的第一表面暴露在绝缘层的第一表面上 并且覆盖柱的侧表面,使得每个导体柱的端表面从绝缘层的第二表面露出。 布线层的第一表面相对于绝缘层的第一表面凹陷,并且每个导体柱的端表面相对于绝缘层的第二表面凹陷,使得每个导体柱的端面之间的距离 并且绝缘层的第二表面大于布线层的第一表面和绝缘层的第一表面之间的距离。

    WIRING SUBSTRATE
    5.
    发明公开
    WIRING SUBSTRATE 审中-公开

    公开(公告)号:US20230380076A1

    公开(公告)日:2023-11-23

    申请号:US18307055

    申请日:2023-04-26

    CPC classification number: H05K3/4644 H05K1/113

    Abstract: A wiring substrate includes a core substrate, a build-up part formed on a surface of the substrate and including insulating layers and conductor layers, and a covering insulating layer formed on the build-up part such that the covering layer is covering the outermost surface of the build-up part. The build-up part is formed such that the insulating layers include a first insulating layer forming the outermost one of the insulating layers, that the conductor layers include a first conductor layer formed on the first insulating layer and including a first conductor pad, and that an elongation rate of the first insulating layer is greater than an elongation rate of each insulating layer other than the first insulating layer in the build-up part, and the covering layer is formed such that the covering layer has an opening entirely exposing an upper surface and a side surface of the first conductor pad.

    PRINTED WIRING BOARD AND METHOD FOR MANUFACTURING THE SAME
    6.
    发明申请
    PRINTED WIRING BOARD AND METHOD FOR MANUFACTURING THE SAME 审中-公开
    印刷线路板及其制造方法

    公开(公告)号:US20160316558A1

    公开(公告)日:2016-10-27

    申请号:US15084992

    申请日:2016-03-30

    Abstract: A printed wiring board includes a resin insulating layer, a wiring conductor layer embedded in the insulating layer such that the wiring layer has first surface exposed from the insulating layer, and a conductor post formed in the insulating layer and on second surface of the wiring layer on the opposite side with respect to the first surface of the wiring layer such that the conductor post has side surface covered by the insulating layer and end surface exposed from the insulating layer on the opposite side with respect to the wiring layer. The conductor post is formed such that the side surface of the conductor post is a roughened side surface having surface roughness of first roughness R1, the end surface of the conductor post is a roughened end surface having surface roughness of second roughness R2, and the first and second roughnesses R1, R2 satisfy R1>R2.

    Abstract translation: 印刷布线板包括树脂绝缘层,布置在绝缘层中的布线导体层,使得布线层具有从绝缘层露出的第一表面,以及形成在绝缘层中的导体柱和布线层的第二表面 在相对于布线层的第一表面的相对侧,使得导体柱具有被绝缘层覆盖的侧表面和相对于布线层的相对侧上的绝缘层暴露的端面。 导体柱形成为使得导体柱的侧表面是具有第一粗糙度R1的表面粗糙度的粗糙化侧表面,导体柱的端面是具有第二粗糙度R2的表面粗糙度的粗糙化端面,并且第一 第二粗糙度R1,R2满足R1> R2。

    WIRING SUBSTRATE
    7.
    发明申请

    公开(公告)号:US20220192018A1

    公开(公告)日:2022-06-16

    申请号:US17456390

    申请日:2021-11-24

    Abstract: A wiring substrate includes an insulating layer, a conductor layer formed on the insulating layer and including a conductor pad having a rectangular planar shape, and a solder resist layer formed on the insulating layer such that the solder resist layer is covering the conductor layer formed on the insulating layer. The solder resist layer has an opening formed such that the opening is exposing 50% or more of an area of a surface of the conductor pad on the opposite side with respect to the insulating layer and exposing a side surface and the surface of the conductor pad at side portions of a peripheral edge of the conductor pad and that the solder resist layer is covering the side surface and the surface of the conductor pad at one or more of corner portions of the peripheral edge of the conductor pad.

    WIRING SUBSTRATE
    9.
    发明公开
    WIRING SUBSTRATE 审中-公开

    公开(公告)号:US20230380055A1

    公开(公告)日:2023-11-23

    申请号:US18307131

    申请日:2023-04-26

    CPC classification number: H05K1/0271 H05K1/113 H05K3/4673 H05K1/181

    Abstract: A wiring substrate includes a core substrate, a build-up part formed on a surface of the substrate and including insulating layers and conductor layers, and a covering insulating layer formed on the build-up part such that the covering layer is covering the outermost surface of the build-up part. The build-up part is formed such that the insulating layers include a first insulating layer forming the outermost one of the insulating layers, that the conductor layers include a first conductor layer formed on the first insulating layer and including a first conductor pad, and that a tensile strength of the first insulating layer is higher than a tensile strength of each insulating layer other than the first insulating layer in the first build-up part, and the covering layer is formed such that the covering layer has opening entirely exposing an upper surface and a side surface of the first conductor pad.

    MULTILAYER WIRING BOARD
    10.
    发明申请
    MULTILAYER WIRING BOARD 审中-公开
    多层接线板

    公开(公告)号:US20160255717A1

    公开(公告)日:2016-09-01

    申请号:US15052009

    申请日:2016-02-24

    Abstract: A multilayer wiring board includes wiring bodies each including an insulating layer, a conductor layer embedded in the insulating layer and having exposed surface on first surface of the insulating layer, and a conductor post formed on embedded surface of the conductor layer on the opposite side and having end surface on second surface of the insulating layer. The bodies include first and second bodies forming outermost layers on the opposite sides, the exposed surface is recessed from the first surface of the insulating layer in the first body, the end surface is recessed from the second surface in the second body in recess amount greater than that of the exposed surface in the first body, the post of the first body has the exposed surface bonded to the conductor layer of an adjacent body, the second body has the conductor layer bonded to the post of an adjacent body.

    Abstract translation: 多层布线基板包括布线体,每个布线体包括绝缘层,埋在绝缘层中的导体层,并且在绝缘层的第一表面上具有暴露表面;导体柱,形成在导体层的相对侧的嵌入表面上, 在绝缘层的第二表面上具有端面。 这些主体包括在相对侧上形成最外层的第一和第二主体,暴露的表面从第一主体中的绝缘层的第一表面凹陷,端面从第二主体中的第二表面凹入更大的凹陷量 比第一主体中的暴露表面的第一主体的柱具有暴露的表面结合到相邻体的导体层,第二主体具有结合到相邻体的柱的导体层。

Patent Agency Ranking