Proximity detector device with interconnect layers and related methods

    公开(公告)号:US10326039B2

    公开(公告)日:2019-06-18

    申请号:US16169522

    申请日:2018-10-24

    Inventor: Jing-En Luan

    Abstract: A proximity detector device may include a first interconnect layer including a first dielectric layer, and first electrically conductive traces carried thereby, an IC layer above the first interconnect layer and having an image sensor IC, and a light source IC laterally spaced from the image sensor IC. The proximity detector device may include a second interconnect layer above the IC layer and having a second dielectric layer, and second electrically conductive traces carried thereby. The second interconnect layer may have first and second openings therein respectively aligned with the image sensor IC and the light source IC. Each of the image sensor IC and the light source IC may be coupled to the first and second electrically conductive traces. The proximity detector device may include a lens assembly above the second interconnect layer and having first and second lenses respectively aligned with the first and second openings.

    PROXIMITY DETECTOR DEVICE WITH INTERCONNECT LAYERS AND RELATED METHODS

    公开(公告)号:US20190058076A1

    公开(公告)日:2019-02-21

    申请号:US16169522

    申请日:2018-10-24

    Inventor: Jing-En Luan

    Abstract: A proximity detector device may include a first interconnect layer including a first dielectric layer, and first electrically conductive traces carried thereby, an IC layer above the first interconnect layer and having an image sensor IC, and a light source IC laterally spaced from the image sensor IC. The proximity detector device may include a second interconnect layer above the IC layer and having a second dielectric layer, and second electrically conductive traces carried thereby. The second interconnect layer may have first and second openings therein respectively aligned with the image sensor IC and the light source IC. Each of the image sensor IC and the light source IC may be coupled to the first and second electrically conductive traces. The proximity detector device may include a lens assembly above the second interconnect layer and having first and second lenses respectively aligned with the first and second openings.

    LDO regulator with improved load transient performance for internal power supply

    公开(公告)号:US09946282B2

    公开(公告)日:2018-04-17

    申请号:US15244289

    申请日:2016-08-23

    Inventor: Yong Feng Liu

    CPC classification number: G05F1/575 G05F1/565 G05F1/59 G05F3/30

    Abstract: A voltage regulator includes a feedback regulation loop and a drive transistor configured to source current to a regulated output. A transient recovery circuit is coupled to the voltage regulator circuit and includes a first transistor coupled to source current into a control terminal of the drive transistor, wherein the source current is in addition to current sourced in response to operation of the feedback regulation loop. The first transistor is selectively actuated in response to a drop in voltage at the regulated output. The transient recovery circuit further includes a second transistor coupled to sink current from the regulated output. The sink current has a first non-zero magnitude in the quiescent operating mode of the regulator circuit. In response to an increase in voltage at the regulated output, the operation of the second transistor is modified to increase the sink current to a second, greater, non-zero magnitude.

    TWO-STAGE ERROR AMPLIFIER WITH NESTED-COMPENSATION FOR LDO WITH SINK AND SOURCE ABILITY

    公开(公告)号:US20180011506A1

    公开(公告)日:2018-01-11

    申请号:US15679274

    申请日:2017-08-17

    Inventor: Ni Zeng

    Abstract: A low dropout amplifier may include an error amplifier having first and second inputs coupled to a reference signal and a feedback signal, respectively. The error amplifier may be configured to generate first and second error signals at first and second outputs, respectively, with the first and second error signals based upon a difference between the reference signal and the feedback signal. A sink stage may be coupled to the first output and configured to generate a sink current based upon the first error signal. A source stage may be coupled to the second output and configured to generate a source current based upon the second error signal. An output node may be coupled to receive the sink and source currents.

    Method and apparatus for measuring average inductor current delivered to a load

    公开(公告)号:US09857395B2

    公开(公告)日:2018-01-02

    申请号:US14955207

    申请日:2015-12-01

    CPC classification number: G01R15/18 G01R15/16 G01R19/16538

    Abstract: Current flowing through an inductor in response to a pulse width modulation (PWM) control signal is sensed to generate a sensed current. The sensed current is processed over one or more PWM cycles of the PWM control signal to generate an output signal indicative of average inductor current. This processing may include charging and discharging a capacitor at different rates dependent on the sense current, with the detection of capacitor discharge triggering a sampling of a voltage dependent on the sensed current that is indicative of average inductor current. The processing may include using the sensed to current to generate a first charge voltage associated with minimum inductor current and a second charge voltage associated with maximum inductor current, and then averaging the first and second charge voltages to generate an output signal indicative of average inductor current.

Patent Agency Ranking