Abstract:
Methods for preparing 3D integrated semiconductor devices and the resulting devices are disclosed. Embodiments include forming a first and a second bond pad on a first and a second semiconductor device, respectively, the first and the second bond pads each having plural metal segments, the metal segments of the first bond pad having a configuration different from a configuration of the metal segments of the second bond pad or having the same configuration as a configuration of the metal segments of the second bond pad but rotated with respect to the second bond pad; and bonding the first and second semiconductor devices together through the first and second bond pads.
Abstract:
A method of forming a TSV isolation layer and a transistor-to-BEOL isolation layer during a single deposition process and the resulting device are disclosed. Embodiments include providing a gate stack, with source/drain regions at opposite sides thereof, and an STI layer on a silicon substrate; forming a TSV trench, laterally separated from the gate stack, through the STI layer and the silicon substrate; forming an isolation layer on sidewalls and a bottom surface of the TSV trench and over the gate stack, the STI layer, and the silicon substrate; forming a TSV in the TSV trench; forming a dielectric cap over the isolation layer and the TSV; and forming a source/drain contact through the dielectric cap and the isolation layer down to the source/drain contract regions.
Abstract:
Articles including bonded metal structures and methods of preparing the same are provided herein. In an embodiment, a method of preparing an article that includes bonded metal structures includes providing a first substrate. A first metal structure and a second metal structure are formed on the first substrate. The first metal structure and the second metal structure each include an exposed contact surface. A bond mask is formed over the contact surface of the first metal structure. A second substrate is bonded to the first substrate through the exposed contact surface of the second metal structure. The bond mask remains disposed over the exposed contact surface of the second metal structure during bonding of the second substrate to the first substrate. A wire is bonded to the exposed contact surface of the first metal structure.
Abstract:
A method of forming a TSV isolation layer and a transistor-to-BEOL isolation layer during a single deposition process and the resulting device are disclosed. Embodiments include providing a gate stack, with source/drain regions at opposite sides thereof, and an STI layer on a silicon substrate; forming a TSV trench, laterally separated from the gate stack, through the STI layer and the silicon substrate; forming an isolation layer on sidewalls and a bottom surface of the TSV trench and over the gate stack, the STI layer, and the silicon substrate; forming a TSV in the TSV trench; forming a dielectric cap over the isolation layer and the TSV; and forming a source/drain contact through the dielectric cap and the isolation layer down to the source/drain contract regions.
Abstract:
Articles including bonded metal structures and methods of preparing the same are provided herein. In an embodiment, a method of preparing an article that includes bonded metal structures includes providing a first substrate. A first metal structure and a second metal structure are formed on the first substrate. The first metal structure and the second metal structure each include an exposed contact surface. A bond mask is formed over the contact surface of the first metal structure. A second substrate is bonded to the first substrate through the exposed contact surface of the second metal structure. The bond mask remains disposed over the exposed contact surface of the second metal structure during bonding of the second substrate to the first substrate. A wire is bonded to the exposed contact surface of the first metal structure.