ELECTRONIC DEVICE AND CONTROL METHOD THEREOF

    公开(公告)号:US20230237631A1

    公开(公告)日:2023-07-27

    申请号:US18188868

    申请日:2023-03-23

    IPC分类号: G06T5/50 G06T1/20

    摘要: An electronic apparatus may include: a video processor configured to output a video frame; a graphic processor configured to output a graphic frame; a mixer; and a processor which may be configured to: control the mixer to generate and output a first composite frame based on the video frame and the graphic frame, generate a second composite frame, which comprises a video area corresponding to the video frame and a graphic area corresponding to the graphic frame in a displayed image, and in which the video area and the graphic area have undergone image effect processing, based on an event of the image effect processing, and control the mixer to output the second composite frame.

    CAMERA MODULE AND ELECTRONIC DEVICE INCLUDING THE SAME

    公开(公告)号:US20220345598A1

    公开(公告)日:2022-10-27

    申请号:US17727296

    申请日:2022-04-22

    IPC分类号: H04N5/225 G02B27/64

    摘要: An electronic device including a camera module is provided. The camera module includes a lens assembly including a lens, a lens holder in which the lens assembly is fixedly disposed, a sensor carrier that includes an image sensor at least partially aligned with an optical axis of the lens and a circuit board electrically connected with the image sensor and that moves in a first axial direction perpendicular to the optical axis and a second axial direction perpendicular to the optical axis and the first axial direction, a fixed substrate adjacent to the sensor carrier and fixed in a specified position, and a connecting member that extends from the circuit board to the fixed substrate and that extends to surround at least three interconnected edges of the circuit board when viewed in a direction of the optical axis.

    VIDEO FRAME ENCODING SYSTEM, ENCODING METHOD AND VIDEO DATA TRANSCEIVER INCLUDING THE SAME
    4.
    发明申请
    VIDEO FRAME ENCODING SYSTEM, ENCODING METHOD AND VIDEO DATA TRANSCEIVER INCLUDING THE SAME 审中-公开
    视频帧编码系统,编码方法和包括其的视频数据收发器

    公开(公告)号:US20160156925A1

    公开(公告)日:2016-06-02

    申请号:US14938248

    申请日:2015-11-11

    CPC分类号: H04N19/57 H04N19/20

    摘要: An encoding system includes a motion estimation unit configured to receive a plurality of frames and motion data corresponding to the plurality of frames, the plurality of frames including a first frame and a second frame, the first frame being a reference frame to an encoding target frame and the second frame being the encoding target frame, the motion estimation unit further configured to generate a motion vector to indicate a positional relationship between a macroblock of the first frame and a target macroblock of the second frame, a motion compensation unit configured to compensate for a motion of the target macroblock of the second frame according to the motion vector, a transform and quantization unit configured to output transformed and quantized data transforming and quantizing the motion-compensated target macroblock of the second frame and an encoder configured to encode the transformed and quantized data and output the encoded data.

    摘要翻译: 编码系统包括:运动估计单元,被配置为接收与所述多个帧相对应的多个帧和运动数据,所述多个帧包括第一帧和第二帧,所述第一帧是参考帧到编码目标帧 并且所述第二帧是所述编码对象帧,所述运动估计单元还被配置为生成用于指示所述第一帧的宏块与所述第二帧的目标宏块之间的位置关系的运动矢量,运动补偿单元, 根据运动矢量的第二帧的目标宏块的运动;变换和量化单元,被配置为输出变换和量化数据,变换和量化第二帧的运动补偿目标宏块;以及编码器,被配置为编码经变换和 量化数据并输出编码数据。

    METHODS AND SYSTEMS FOR VERIFYING INTEGRATED CIRCUITS

    公开(公告)号:US20240337687A1

    公开(公告)日:2024-10-10

    申请号:US18531266

    申请日:2023-12-06

    IPC分类号: G01R31/28

    CPC分类号: G01R31/2884

    摘要: A system for verifying an integrated circuit includes a tracing module configured to: trace a specified path based on the specified path on which a timing analysis will be performed among a plurality of signal transfer paths within the integrated circuit and a netlist of the integrated circuit at a transistor level, generate a list of nets listing names of nets in the specified path based on the netlist and information on the specified path, declare design constraints for the specified path based on the list of the nets, and generate parasitic data for the net based on the list of the nets. The system further includes an analysis module configured to perform a timing analysis for the specified path based on the design constraints and the parasitic data.