Apparatus and method for testing non-contact pads of a semiconductor device to be tested
    4.
    发明授权
    Apparatus and method for testing non-contact pads of a semiconductor device to be tested 有权
    用于测试要测试的半导体器件的非接触焊盘的装置和方法

    公开(公告)号:US08253431B2

    公开(公告)日:2012-08-28

    申请号:US12784121

    申请日:2010-05-20

    IPC分类号: G01R31/20 G01R31/00

    摘要: The present invention relates to an apparatus and a method for testing non-contact pads of a semiconductor device to be tested. The apparatus includes an insulating body, at least one testing module and a plurality of probes. The insulating body includes an accommodating cavity, a lower opening and at least one side opening. The side opening communicates with the accommodating cavity and the lower opening. The testing module is disposed in the side opening, and each testing module includes a circuit board and an active chip. The active chip is disposed on and electrically connected to the circuit board. The active chip has a plurality of testing pads exposed to the accommodating cavity. The probes are disposed in the lower opening. Whereby, the non-contact pads of the semiconductor device to be tested face but not in physically contact with the testing pads of the active chip, so as to test the proximity communication between the non-contact pads of the semiconductor device and the testing pads of the active chip.

    摘要翻译: 本发明涉及一种用于测试待测半导体器件的非接触焊盘的装置和方法。 该装置包括绝缘体,至少一个测试模块和多个探针。 绝缘体包括容纳腔,下开口和至少一个侧开口。 侧开口与容纳腔和下开口连通。 测试模块设置在侧开口中,每个测试模块包括电路板和有源芯片。 有源芯片设置在电路板上并与之电连接。 有源芯片具有暴露于容纳腔的多个测试焊盘。 探针设置在下开口中。 因此,要测试的半导体器件的非接触焊盘面对但不与有源芯片的测试焊盘物理接触,以便测试半导体器件的非接触焊盘与测试焊盘之间的接近连接 的有源芯片。

    Apparatus and Method for Testing Non-Contact Pads of a Semiconductor Device to be Tested
    5.
    发明申请
    Apparatus and Method for Testing Non-Contact Pads of a Semiconductor Device to be Tested 有权
    用于测试要测试的半导体器件的非接触焊盘的装置和方法

    公开(公告)号:US20110291690A1

    公开(公告)日:2011-12-01

    申请号:US12784121

    申请日:2010-05-20

    IPC分类号: G01R31/26

    摘要: The present invention relates to an apparatus and a method for testing non-contact pads of a semiconductor device to be tested. The apparatus includes an insulating body, at least one testing module and a plurality of probes. The insulating body includes an accommodating cavity, a lower opening and at least one side opening. The side opening communicates with the accommodating cavity and the lower opening. The testing module is disposed in the side opening, and each testing module includes a circuit board and an active chip. The active chip is disposed on to and electrically connected to the circuit board. The active chip has a plurality of testing pads exposed to the accommodating cavity. The probes are disposed in the lower opening. Whereby, the non-contact pads of the semiconductor device to be tested face but not in physically contact with the testing pads of the active chip, so as to test the proximity communication between the non-contact pads of the semiconductor device and the testing pads of the active chip.

    摘要翻译: 本发明涉及一种用于测试待测半导体器件的非接触焊盘的装置和方法。 该装置包括绝缘体,至少一个测试模块和多个探针。 绝缘体包括容纳腔,下开口和至少一个侧开口。 侧开口与容纳腔和下开口连通。 测试模块设置在侧开口中,每个测试模块包括电路板和有源芯片。 有源芯片设置在电路板上并与电路板电连接。 有源芯片具有暴露于容纳腔的多个测试焊盘。 探针设置在下开口中。 因此,要测试的半导体器件的非接触焊盘面对但不与有源芯片的测试焊盘物理接触,以便测试半导体器件的非接触焊盘与测试焊盘之间的接近连接 的有源芯片。

    SEMICONDUCTOR PACKAGE AND METHOD FOR MAKING THE SAME
    6.
    发明申请
    SEMICONDUCTOR PACKAGE AND METHOD FOR MAKING THE SAME 有权
    半导体封装及其制造方法

    公开(公告)号:US20110309516A1

    公开(公告)日:2011-12-22

    申请号:US12819796

    申请日:2010-06-21

    摘要: The present invention relates to a semiconductor package and a method for making the same. The semiconductor package includes a first chip and a second chip. The first chip comprises a first active surface, at least one first non-top metal layer and a plurality of first signal coupling pads. The first non-top metal layer is disposed adjacent to and spaced apart from the first active surface by a second distance. The first signal coupling pads are disposed on the first non-top metal layer. The second chip is electrically connected to the first chip. The second chip comprises a second active surface, at least one second non-top metal layer and a plurality of third signal coupling pads. The second active surface faces the first active surface of the first chip. The second non-top metal layer is disposed adjacent to and spaced apart from the second active surface by a fourth distance. The third signal coupling pads are disposed on the second non-top metal layer and capacitively coupled to the first signal coupling pads of the first chip, so as to provide proximity communication between the first chip and the second chip. Whereby, the gap variation between the first signal coupling pads of the first chip and the third signal coupling pads of the second chip is under stringent control of the second distance and the fourth distance. Therefore, the mass-production yield of the semiconductor package is increased.

    摘要翻译: 半导体封装及其制造方法技术领域本发明涉及半导体封装及其制造方法。 半导体封装包括第一芯片和第二芯片。 第一芯片包括第一有源表面,至少一个第一非顶部金属层和多个第一信号耦合焊盘。 第一非顶部金属层设置成与第一有源表面相邻并间隔开第二距离。 第一信号耦合焊盘设置在第一非顶部金属层上。 第二芯片电连接到第一芯片。 第二芯片包括第二有源表面,至少一个第二非顶部金属层和多个第三信号耦合焊盘。 第二活性表面面向第一芯片的第一有效表面。 第二非顶部金属层被布置成与第二有源表面相邻并且与第二有源表面间隔开第四距离。 第三信号耦合焊盘设置在第二非顶部金属层上,并电容耦合到第一芯片的第一信号耦合焊盘,从而提供第一芯片与第二芯片之间的接近通信。 由此,第一芯片的第一信号耦合焊盘与第二芯片的第三信号耦合焊盘之间的间隙变化受到第二距离和第四距离的严格控制。 因此,半导体封装的批量生产量增加。

    Semiconductor Package And Method For Making The Same
    9.
    发明申请
    Semiconductor Package And Method For Making The Same 有权
    半导体封装及其制作方法

    公开(公告)号:US20120049360A1

    公开(公告)日:2012-03-01

    申请号:US12872644

    申请日:2010-08-31

    IPC分类号: H01L23/538 H01L21/60

    摘要: The present invention relates to a semiconductor package and a method for making the same. The semiconductor package includes at least one first layer chip, a plurality of first metal bumps, at least one second layer chip and a package body. The first layer chip includes a first active surface and a plurality of first signal coupling pads. The first signal coupling pads are disposed adjacent to the first active surface. The first metal bumps are disposed on the first active surface of the first layer chip. The second layer chip is electrically connected to the first layer chip, and includes a second active surface and a plurality of second signal coupling pads. The second active surface faces the first active surface of the first layer chip. The second signal coupling pads are disposed adjacent to the second active surface, and capacitively coupled to the first signal coupling pads of the first layer chip, so as to provide proximity communication between the first layer chip and the second layer chip. The package body encapsulates the first layer chip, the first metal bumps and the second layer chip, and the first metal bumps are partially exposed. Whereby, the bonding strength between the first layer chip and the second layer chip is increased because of the package body, so the yield of the semiconductor package is increased.

    摘要翻译: 半导体封装及其制造方法技术领域本发明涉及半导体封装及其制造方法。 半导体封装包括至少一个第一层芯片,多个第一金属凸块,至少一个第二层芯片和封装体。 第一层芯片包括第一有源表面和多个第一信号耦合焊盘。 第一信号耦合焊盘设置成与第一有源表面相邻。 第一金属凸块设置在第一层芯片的第一有源表面上。 第二层芯片电连接到第一层芯片,并且包括第二有源表面和多个第二信号耦合焊盘。 第二活性表面面向第一层芯片的第一活性表面。 第二信号耦合焊盘设置成与第二有源表面相邻,并且电容耦合到第一层芯片的第一信号耦合焊盘,以便提供第一层芯片和第二层芯片之间的邻近通信。 封装体封装第一层芯片,第一金属凸块和第二层芯片,并且第一金属凸块部分地露出。 因此,由于封装体,第一层芯片和第二层芯片之间的结合强度增加,所以半导体封装的产量增加。

    Semiconductor package and method for making the same
    10.
    发明授权
    Semiconductor package and method for making the same 有权
    半导体封装及其制造方法

    公开(公告)号:US08072064B1

    公开(公告)日:2011-12-06

    申请号:US12819796

    申请日:2010-06-21

    IPC分类号: H01L21/00

    摘要: The present invention relates to a semiconductor package and a method for making the same. The semiconductor package includes a first chip and a second chip. The first chip comprises a first active surface, at least one first non-top metal layer and a plurality of first signal coupling pads. The first non-top metal layer is disposed adjacent to and spaced apart from the first active surface by a second distance. The first signal coupling pads are disposed on the first non-top metal layer. The second chip is electrically connected to the first chip. The second chip comprises a second active surface, at least one second non-top metal layer and a plurality of third signal coupling pads. The second active surface faces the first active surface of the first chip. The second non-top metal layer is disposed adjacent to and spaced apart from the second active surface by a fourth distance. The third signal coupling pads are disposed on the second non-top metal layer and capacitively coupled to the first signal coupling pads of the first chip, so as to provide proximity communication between the first chip and the second chip. Whereby, the gap variation between the first signal coupling pads of the first chip and the third signal coupling pads of the second chip is under stringent control of the second distance and the fourth distance. Therefore, the mass-production yield of the semiconductor package is increased.

    摘要翻译: 半导体封装及其制造方法技术领域本发明涉及半导体封装及其制造方法。 半导体封装包括第一芯片和第二芯片。 第一芯片包括第一有源表面,至少一个第一非顶部金属层和多个第一信号耦合焊盘。 第一非顶部金属层设置成与第一有源表面相邻并间隔开第二距离。 第一信号耦合焊盘设置在第一非顶部金属层上。 第二芯片电连接到第一芯片。 第二芯片包括第二有源表面,至少一个第二非顶部金属层和多个第三信号耦合焊盘。 第二活性表面面向第一芯片的第一有效表面。 第二非顶部金属层被布置成与第二有源表面相邻并且与第二有源表面间隔开第四距离。 第三信号耦合焊盘设置在第二非顶部金属层上,并电容耦合到第一芯片的第一信号耦合焊盘,从而提供第一芯片与第二芯片之间的接近通信。 由此,第一芯片的第一信号耦合焊盘与第二芯片的第三信号耦合焊盘之间的间隙变化受到第二距离和第四距离的严格控制。 因此,半导体封装的批量生产量增加。