Non-volatile Memory Cell
    1.
    发明公开

    公开(公告)号:US20240179900A1

    公开(公告)日:2024-05-30

    申请号:US18086668

    申请日:2022-12-22

    IPC分类号: H10B41/70 H10B41/10 H10B41/35

    摘要: A non-volatile memory cell includes a tunneling part; a coupling transistor, including a coupling gate part, a first conductive region and a second conductive region, wherein the coupling gate part is coupled to the tunneling part and disposed in the first conductive region; a read transistor with a read gate part coupled to the tunneling part for forming an electron tunneling ejection path in an erase mode, and forming an electron tunneling injection path in a program mode; and a select transistor, connected in series with the read transistor, for forming a read path with the read transistor in a read mode.

    Preventing parasitic current during program operations in memory

    公开(公告)号:US12020749B2

    公开(公告)日:2024-06-25

    申请号:US17530676

    申请日:2021-11-19

    发明人: Daniele Vimercati

    摘要: The present disclosure includes apparatuses, methods, and systems for preventing parasitic current during program operations in memory. An embodiment includes a sense line, an access line, and a memory cell. The memory cell includes a first transistor having a floating gate and a control gate, wherein the control gate of the first transistor is coupled to the access line, and a second transistor having a control gate, wherein the control gate of the second transistor is coupled to the access line, a first node of the second transistor is coupled to the sense line, and a second node of the second transistor is coupled to the floating gate of the first transistor. The memory cell also includes a diode, or other rectifying element, coupled to the sense line and a node of the first transistor.