ALL SILICON CAPACITIVE PRESSURE SENSOR
    4.
    发明公开
    ALL SILICON CAPACITIVE PRESSURE SENSOR 审中-公开
    全硅电容式压力传感器

    公开(公告)号:EP3321655A1

    公开(公告)日:2018-05-16

    申请号:EP17201370.8

    申请日:2017-11-13

    Abstract: A configuration for a capacitive pressure sensor uses a silicon on insulator wafer to create an electrically isolated sensing node across a gap from a pressure sensing wafer. The electrical isolation, small area of the gap, and silicon material throughout the capacitive pressure sensor allow for minimal parasitic capacitance and avoid problems associated with thermal mismatch.

    Abstract translation: 用于电容式压力传感器的配置使用绝缘体上硅晶片来跨压力感测晶片的间隙形成电隔离感测节点。 整个电容式压力传感器的电气隔离,间隙的小面积和硅材料允许最小的寄生电容并避免与热失配相关的问题。

    PROCESS FOR MANUFACTURING A SEMICONDUCTOR DEVICE INCLUDING A MICROELECTROMECHANICAL STRUCTURE AND AN ASSOCIATED INTEGRATED ELECTRONIC CIRCUIT AND CORRESPONDING SEMICONDUCTOR DEVICE
    5.
    发明公开
    PROCESS FOR MANUFACTURING A SEMICONDUCTOR DEVICE INCLUDING A MICROELECTROMECHANICAL STRUCTURE AND AN ASSOCIATED INTEGRATED ELECTRONIC CIRCUIT AND CORRESPONDING SEMICONDUCTOR DEVICE 审中-公开
    制造包括微电子机械结构和相关集成电子电路和相应半导体器件的半导体器件的工艺

    公开(公告)号:EP3281911A1

    公开(公告)日:2018-02-14

    申请号:EP17162605.4

    申请日:2017-03-23

    Abstract: A process for manufacturing an integrated semiconductor device (55), envisages: forming a MEMS structure (26); forming an ASIC electronic circuit (36); and electrically coupling the MEMS structure to the ASIC electronic circuit (36). The MEMS structure and the ASIC electronic circuit are integrated starting from a same substrate (20) including semiconductor material; wherein the MEMS structure (26) is formed at a first surface (20a) of the substrate, and the ASIC electronic circuit is formed at a second surface (20b') of the substrate (20), vertically opposite to the first surface (20a) in a direction transverse to a horizontal plane of extension of the first surface (20a) and of the second surface (20b').

    Abstract translation: 用于制造集成半导体器件(55)的工艺设想:形成MEMS结构(26); 形成ASIC电子电路(36); 以及将MEMS结构电耦合到ASIC电子电路(36)。 MEMS结构和ASIC电子电路从包括半导体材料的相同衬底(20)开始集成; 其中所述MEMS结构(26)形成在所述衬底的第一表面(20a)处,并且所述ASIC电子电路形成在所述衬底(20)的第二表面(20b')处,与所述第一表面(20a) )在横向于第一表面(20a)和第二表面(20b')的延伸的水平面的方向上延伸。

    PACKAGES AND METHODS OF PACKAGING SENSORS
    6.
    发明公开
    PACKAGES AND METHODS OF PACKAGING SENSORS 审中-公开
    包装和包装传感器的方法

    公开(公告)号:EP3276324A1

    公开(公告)日:2018-01-31

    申请号:EP17183219.9

    申请日:2017-07-26

    Abstract: Sensor packages and methods of assembling a sensor in a sensor package are provided. A preferred embodiment comprises: a base including a sensor coupled to the base wherein the base has at least one electrical connection location and a first mechanical mating interface in the shape of an arc; an electronics package with at least one electrical connection location; and a ring coupled between the base and the electronics package wherein the ring electrically connects the at least one electrical connection location on the base and the at least one electrical connection location on the electronics package and wherein the base has a second mechanical mating interface in the shape of an arc that is reciprocal to the first mating interface.

    Abstract translation: 提供了传感器封装和在传感器封装中组装传感器的方法。 优选实施例包括:基座,其包括耦合到基座的传感器,其中基座具有至少一个电连接位置和呈弧形的第一机械配合接口; 具有至少一个电连接位置的电子组件; 以及联接在所述基座和所述电子组件之间的环,其中所述环电连接所述基座上的所述至少一个电连接位置和所述电子组件上的所述至少一个电连接位置,并且其中所述基座具有第二机械配合接口, 与第一配合接口相互作用的弧的形状。

Patent Agency Ranking