-
公开(公告)号:US12288789B2
公开(公告)日:2025-04-29
申请号:US18408223
申请日:2024-01-09
Applicant: Intel Corporation
Inventor: Biswajeet Guha , William Hsu , Chung-Hsun Lin , Kinyip Phoa , Oleg Golonzka , Tahir Ghani , Kalyan Kolluru , Nathan Jack , Nicholas Thomson , Ayan Kar , Benjamin Orr
IPC: H01L27/088 , H01L29/06 , H01L29/78
Abstract: Gate-all-around structures having devices with source/drain-to-substrate electrical contact are described. An integrated circuit structure includes a first vertical arrangement of horizontal nanowires above a first fin. A first gate stack is over the first vertical arrangement of horizontal nanowires. A first pair of epitaxial source or drain structures is at first and second ends of the first vertical arrangement of horizontal nanowires. One or both of the first pair of epitaxial source or drain structures is directly electrically coupled to the first fin. A second vertical arrangement of horizontal nanowires is above a second fin. A second gate stack is over the second vertical arrangement of horizontal nanowires. A second pair of epitaxial source or drain structures is at first and second ends of the second vertical arrangement of horizontal nanowires. Both of the second pair of epitaxial source or drain structures is electrically isolated from the second fin.
-
公开(公告)号:US11908856B2
公开(公告)日:2024-02-20
申请号:US16719257
申请日:2019-12-18
Applicant: Intel Corporation
Inventor: Biswajeet Guha , William Hsu , Chung-Hsun Lin , Kinyip Phoa , Oleg Golonzka , Tahir Ghani , Kalyan Kolluru , Nathan Jack , Nicholas Thomson , Ayan Kar , Benjamin Orr
IPC: H01L27/088 , H01L29/78 , H01L29/06
CPC classification number: H01L27/0886 , H01L29/0653 , H01L29/0673 , H01L29/785
Abstract: Gate-all-around structures having devices with source/drain-to-substrate electrical contact are described. An integrated circuit structure includes a first vertical arrangement of horizontal nanowires above a first fin. A first gate stack is over the first vertical arrangement of horizontal nanowires. A first pair of epitaxial source or drain structures is at first and second ends of the first vertical arrangement of horizontal nanowires. One or both of the first pair of epitaxial source or drain structures is directly electrically coupled to the first fin. A second vertical arrangement of horizontal nanowires is above a second fin. A second gate stack is over the second vertical arrangement of horizontal nanowires. A second pair of epitaxial source or drain structures is at first and second ends of the second vertical arrangement of horizontal nanowires. Both of the second pair of epitaxial source or drain structures is electrically isolated from the second fin.
-
公开(公告)号:US11869987B2
公开(公告)日:2024-01-09
申请号:US17860056
申请日:2022-07-07
Applicant: Intel Corporation
Inventor: Ayan Kar , Saurabh Morarka , Carlos Nieva-Lozano , Kalyan Kolluru , Biswajeet Guha , Chung-Hsun Lin , Brian Greene , Tahir Ghani
CPC classification number: H01L29/93 , H01L21/02532 , H01L21/02603 , H01L29/0673 , H01L29/66174
Abstract: Gate-all-around integrated circuit structures including varactors are described. For example, an integrated circuit structure includes a varactor structure on a semiconductor substrate. The varactor structure includes a plurality of discrete vertical arrangements of horizontal nanowires. A plurality of gate stacks is over and surrounding corresponding ones of the plurality of discrete vertical arrangements of horizontal nanowires. The integrated circuit structure also includes a tap structure adjacent to the varactor structure on the semiconductor substrate. The tap structure includes a plurality of merged vertical arrangements of horizontal nanowires. A plurality of semiconductor structures is over and surrounding corresponding ones of the plurality of merged vertical arrangements of horizontal nanowires.
-
公开(公告)号:US20230089395A1
公开(公告)日:2023-03-23
申请号:US17448373
申请日:2021-09-22
Applicant: INTEL CORPORATION
Inventor: Benjamin Orr , Nicholas A. Thomson , Ayan Kar , Nathan D. Jack , Kalyan C. Kolluru , Patrick Morrow , Cheng-Ying Huang , Charles C. Kuo
IPC: H01L27/06 , H01L27/092 , H01L29/66 , H01L21/8238
Abstract: Integrated circuits including vertical diodes. In an example, a first transistor is above a second transistor. The first transistor includes a first semiconductor body extending laterally from a first source or drain region. The first source or drain region includes one of a p-type dopant or an n-type dopant. The second transistor includes a second semiconductor body extending laterally from a second source or drain region. The second source or drain region includes the other of the p-type dopant or the n-type dopant. The first source or drain region and second source or drain region are at least part of a diode structure, which may have a PN junction (e.g., first and second source/drain regions are merged) or a PIN junction (e.g., first and second source/drain regions are separated by an intrinsic semiconductor layer, or a dielectric layer and the first and second semiconductor bodies are part of the junction).
-
公开(公告)号:US20210167180A1
公开(公告)日:2021-06-03
申请号:US16699566
申请日:2019-11-30
Applicant: Intel Corporation
Inventor: Ayan Kar , Kalyan C. Kolluru , Nicholas A. Thomson , Mark Armstrong , Sameer Jayanta Joglekar , Rui Ma , Sayan Saha , Hyuk Ju Ryu , Akm A. Ahsan
IPC: H01L29/423 , H01L27/02 , H01L29/78 , H01L29/08 , H01L29/40
Abstract: Disclosed herein are transistor arrangements of field-effect transistors with dual thickness gate dielectrics. An example transistor arrangement includes a semiconductor channel material, a source region and a drain region, provided in the semiconductor material, and a gate stack provided over a portion of the semiconductor material that is between the source region and the drain region. The gate stack has a thinner gate dielectric in a portion that is closer to the source region and a thicker gate dielectric in a portion that is closer to the drain region, which may effectively realize tunable ballast resistance integrated with the transistor arrangement and may help increase the breakdown voltage and/or decrease the gate leakage of the transistor.
-
公开(公告)号:US20240413147A1
公开(公告)日:2024-12-12
申请号:US18332918
申请日:2023-06-12
Applicant: Intel Corporation
Inventor: Ayan Kar , Kalyan C. Kolluru
IPC: H01L27/02
Abstract: A two-terminal IC device may be used for ESD protection. The IC device may include a deep N-well may be between a P-type substrate and a group of wells that includes a first P-well, a second P-well, and a N-well. There may be another well between the second P-well and the N-well. A P-type semiconductor structure may be formed in the P-well. Two N-type semiconductor structures may be formed in the second P-well and the N-well, respectively. A contact of the P-type semiconductor structure may be electrically coupled to a contact of the N-type semiconductor structure in the second P-well. The two contacts may constitute the first terminal of the IC device. The contact of the N-type semiconductor structure in the N-well may constitute the second terminal of the IC device. The first P-well may have a greater dimension but lower dopant concentration than the second P-well or the N-well.
-
公开(公告)号:US20240393186A1
公开(公告)日:2024-11-28
申请号:US18324578
申请日:2023-05-26
Applicant: Intel Corporation
Inventor: David E. Duarte , Ayan Kar , Sameer Jayanta Joglekar , You Li , James S. Ayers
Abstract: Embodiments herein relate to a temperature-sensing circuit for a semiconductor device. The circuit has a remote temperature-sensing element (RTSE) including a metal thermistor formed in a metal layer on the front side or backside of a substrate. The metal thermistor may be serpentine or spiral shaped. The RTSE communicates with a separate sense circuit at another location such as on the substrate. The RTSE can further include a thin film resistor (TFR) in an adjacent dielectric layer of the stack or within the sense circuit. The RTSE is driven alternately at opposing ends to cancel out the effects of power supply variations. An output voltage which represents a sensed temperature is obtained from a point between the metal thermistor and the TFR for processing by an analog-to-digital converter.
-
公开(公告)号:US11961836B2
公开(公告)日:2024-04-16
申请号:US16147205
申请日:2018-09-28
Applicant: Intel Corporation
Inventor: Hyung-Jin Lee , Mark Armstrong , Saurabh Morarka , Carlos Nieva-Lozano , Ayan Kar
CPC classification number: H01L27/0808 , H01L29/66174 , H01L29/93 , H10B99/00
Abstract: An integrated circuit structure comprises one or more fins extending above a surface of a substrate over an N-type well. A gate is over and in contact with the one or more fins. A second shallow N-type doping is below the gate and above the N-type well.
-
公开(公告)号:US11652107B2
公开(公告)日:2023-05-16
申请号:US16447874
申请日:2019-06-20
Applicant: Intel Corporation
Inventor: Nicholas Thomson , Ayan Kar , Kalyan Kolluru , Nathan Jack , Rui Ma , Mark Bohr , Rishabh Mehandru , Halady Arpit Rao
IPC: H01L29/06 , H01L27/12 , H01L27/02 , H01L21/84 , H01L29/861
CPC classification number: H01L27/1203 , H01L21/84 , H01L27/0255 , H01L27/1211 , H01L29/8613
Abstract: Embodiments include diode devices and transistor devices. A diode device includes a first fin region over a first conductive region and an insulator region, and a second fin region over a second conductive and insulator regions, where the second fin region is laterally adjacent to the first fin region, and the insulator region is between the first and second conductive regions. The diode device includes a first conductive via on the first conductive region, where the first conductive via is vertically adjacent to the first fin region, and a second conductive via on the second conductive region, where the second conductive via is vertically adjacent to the second fin region. The diode device may include conductive contacts, first portions on the first fin region, second portions on the second fin region, and gate electrodes between the first and second portions and the conductive contacts.
-
公开(公告)号:US11417781B2
公开(公告)日:2022-08-16
申请号:US16830112
申请日:2020-03-25
Applicant: Intel Corporation
Inventor: Ayan Kar , Saurabh Morarka , Carlos Nieva-Lozano , Kalyan Kolluru , Biswajeet Guha , Chung-Hsun Lin , Brian Greene , Tahir Ghani
Abstract: Gate-all-around integrated circuit structures including varactors are described. For example, an integrated circuit structure includes a varactor structure on a semiconductor substrate. The varactor structure includes a plurality of discrete vertical arrangements of horizontal nanowires. A plurality of gate stacks is over and surrounding corresponding ones of the plurality of discrete vertical arrangements of horizontal nanowires. The integrated circuit structure also includes a tap structure adjacent to the varactor structure on the semiconductor substrate. The tap structure includes a plurality of merged vertical arrangements of horizontal nanowires. A plurality of semiconductor structures is over and surrounding corresponding ones of the plurality of merged vertical arrangements of horizontal nanowires.
-
-
-
-
-
-
-
-
-