Method of enabling seamless cobalt gap-fill

    公开(公告)号:US10269633B2

    公开(公告)日:2019-04-23

    申请号:US15811647

    申请日:2017-11-13

    Abstract: Methods for depositing a contact metal layer in contact structures of a semiconductor device are provided. In one embodiment, a method for depositing a contact metal layer for forming a contact structure in a semiconductor device is provided. The method comprises performing a cyclic metal deposition process to deposit a contact metal layer on a substrate and annealing the contact metal layer disposed on the substrate. The cyclic metal deposition process comprises exposing the substrate to a deposition precursor gas mixture to deposit a portion of the contact metal layer on the substrate, exposing the portion of the contact metal layer to a plasma treatment process, and repeating the exposing the substrate to a deposition precursor gas mixture and exposing the portion of the contact metal layer to a plasma treatment process until a predetermined thickness of the contact metal layer is achieved.

    Methods for selective deposition of metal silicides via atomic layer deposition cycles

    公开(公告)号:US10199230B2

    公开(公告)日:2019-02-05

    申请号:US14790862

    申请日:2015-07-02

    Abstract: Methods for selectively depositing a metal silicide layer are provided herein. In some embodiments, a method of selectively depositing a metal silicide layer includes: (a) providing a substrate having a first layer to a process chamber, wherein the first layer comprises a first surface and a feature formed in the first surface comprising an opening defined by one or more sidewalls and a bottom surface wherein the sidewalls comprise one of silicon oxide or silicon nitride and wherein the bottom surface comprises at least one of silicon or germanium; (b) exposing the substrate to a precursor gas comprising a metal halide; (c) purging the precursor gas from the process chamber using an inert gas; (d) exposing the substrate to a silicon containing gas; (e) purging the silicon containing gas from the process chamber using an inert gas; (f) repeating (b)-(e) to selectively deposit a metal silicide along the bottom surface to a predetermined thickness; and (g) annealing the substrate after depositing the metal silicide layer.

    Integrated platform for fabricating n-type metal oxide semiconductor (NMOS) devices
    28.
    发明授权
    Integrated platform for fabricating n-type metal oxide semiconductor (NMOS) devices 有权
    用于制造n型金属氧化物半导体(NMOS)器件的集成平台

    公开(公告)号:US09230835B2

    公开(公告)日:2016-01-05

    申请号:US14211156

    申请日:2014-03-14

    Abstract: Embodiments of an integrated platform for fabricating n-type metal oxide semiconductor (NMOS) devices are provided herein. In some embodiments, an integrated platform for fabricating n-type metal oxide semiconductor (NMOS) devices may include a first deposition chamber configured to deposit a first layer atop the substrate, the first layer comprising titanium oxide (TiO2) or selenium (Se); a second deposition chamber configured to deposit a second layer atop the first layer, the second layer comprising titanium; a third deposition chamber configured to deposit a third layer atop the second layer, the third layer comprising one of titanium nitride (TiN) or tungsten nitride (WN).

    Abstract translation: 本文提供了用于制造n型金属氧化物半导体(NMOS)器件的集成平台的实施例。 在一些实施例中,用于制造n型金属氧化物半导体(NMOS)器件的集成平台可以包括第一沉积室,其被配置为在衬底顶部沉积第一层,第一层包含氧化钛(TiO 2)或硒(Se); 第二沉积室,被配置为在所述第一层顶部沉积第二层,所述第二层包含钛; 第三沉积室,被配置为在所述第二层顶部沉积第三层,所述第三层包括氮化钛(TiN)或氮化钨(WN)之一。

Patent Agency Ranking