-
公开(公告)号:US20250113599A1
公开(公告)日:2025-04-03
申请号:US18477414
申请日:2023-09-28
Applicant: Intel Corporation
Inventor: Rachel A. Steinhardt , Kevin P. O'Brien , Ashish Verma Penumatcha , Carl Hugo Naylor , Kirby Maxey , Pratyush P. Buragohain , Chelsey Dorow , Mahmut Sami Kavrik , Wouter Mortelmans , Marko Radosavljevic , Uygar E. Avci , Matthew V. Metz
IPC: H01L27/092 , H01L29/06 , H01L29/26 , H01L29/66 , H01L29/775
Abstract: Methods for doping 2D transistor devices and resulting architectures. The use and placement of oxide dopants, such as, but not limited to, GeOx, enable control over threshold voltage performance and contact resistance of 2D transistor devices. Architectures include distinct stoichiometry compositions.
-
公开(公告)号:US20240355934A1
公开(公告)日:2024-10-24
申请号:US18304659
申请日:2023-04-21
Applicant: Intel Corporation
Inventor: Mahmut Sami Kavrik , Tristan A. Tronic , Jennifer Lux , Uygar E. Avci , Kevin P. O'Brien
IPC: H01L29/786 , H01L29/66
CPC classification number: H01L29/78696 , H01L29/66969 , H01L29/0847 , H01L29/24
Abstract: Described herein are transistors with monolayer transition metal dichalcogenides (TMD) semiconductor material. TMD materials include combination of a transition metal (e.g., molybdenum or tungsten) and a chalcogen (e.g., sulfur or selenium) in a monolayer having a hexagonal crystal structure. A transistor has a single layer of TMD forming a channel region, and multiple layers of the TMD material at the source and drain regions. Upper portions of the multilayer TMD source and drain regions are doped, and conductive contacts are formed over the doped portions.
-
公开(公告)号:US20240222428A1
公开(公告)日:2024-07-04
申请号:US18091206
申请日:2022-12-29
Applicant: Intel Corporation
Inventor: Chelsey Dorow , Carl H. Naylor , Kirby Maxey , Kevin O'Brien , Ashish Verma Penumatcha , Chia-Ching Lin , Uygar Avci , Matthew Metz , Sudarat Lee , Ande Kitamura , Scott B. Clendenning , Mahmut Sami Kavrik
IPC: H01L29/06 , H01L21/8234 , H01L27/088 , H01L29/04 , H01L29/08 , H01L29/22 , H01L29/778 , H01L29/786
CPC classification number: H01L29/0673 , H01L21/823412 , H01L27/0886 , H01L29/04 , H01L29/0847 , H01L29/22 , H01L29/778 , H01L29/78696
Abstract: A transistor has multiple channel regions coupling source and drain structures, and a seed material is between one of the source or drain structures and a channel material, which includes a metal and a chalcogen. Each channel region may include a nanoribbon. A nanoribbon may have a monocrystalline structure and a thickness of a monolayer, less than 1 nm. A nanoribbon may be free of internal grain boundaries. A nanoribbon may have an internal grain boundary adjacent an end opposite the seed material. The seed material may directly contact the first of the source or drain structures, and the channel material may directly contact the second of the source or drain structures.
-
公开(公告)号:US20250112122A1
公开(公告)日:2025-04-03
申请号:US18477906
申请日:2023-09-29
Applicant: INTEL CORPORATION
Inventor: Kevin P. O'Brien , Paul Gutwin , David L. Kencke , Mahmut Sami Kavrik , Daniel Chanemougame , Ashish Verma Penumatcha , Carl Hugo Naylor , Kirby Maxey , Uygar E. Avci , Tristan A. Tronic , Chelsey Dorow , Andrey Vyatskikh , Rachel A. Steinhardt , Chia-Ching Lin , Chi-Yin Cheng , Yu-Jin Chen , Tyrone Wilson
IPC: H01L23/48 , H01L23/528 , H01L27/092 , H01L29/06 , H01L29/18 , H01L29/423 , H01L29/78
Abstract: Integrated circuit (IC) devices and systems with backside power gates, and methods of forming the same, are disclosed herein. In one embodiment, an integrated circuit die includes a device layer with one or more transistors, a first interconnect over the device layer, a second interconnect under the device layer, and one or more power gates under the device layer.
-
公开(公告)号:US20250107147A1
公开(公告)日:2025-03-27
申请号:US18476248
申请日:2023-09-27
Applicant: Intel Corporation
Inventor: Mahmut Sami Kavrik , Uygar E. Avci , Pratyush P. Buragohain , Chelsey Dorow , Jack T. Kavalieros , Chia-Ching Lin , Matthew V. Metz , Wouter Mortelmans , Carl Hugo Naylor , Kevin P. O'Brien , Ashish Verma Penumatcha , Carly Rogan , Rachel A. Steinhardt , Tristan A. Tronic , Andrey Vyatskikh
IPC: H01L29/786 , H01L21/02 , H01L21/46 , H01L27/092 , H01L29/24 , H01L29/51 , H01L29/66 , H01L29/76
Abstract: Hybrid bonding interconnect (HBI) architectures for scalability. Embodiments implement a bonding layer on a semiconductor die that includes a thick oxide layer overlaid with a thin layer of a hermetic material including silicon and at least one of carbon and nitrogen. The conductive bonds of the semiconductor die are placed in the thick oxide layer and exposed at the surface of the hermetic material. Some embodiments implement a non-bonding moisture seal ring (MSR) structure.
-
公开(公告)号:US20240222484A1
公开(公告)日:2024-07-04
申请号:US18092152
申请日:2022-12-30
Applicant: Intel Corporation
Inventor: Chia-Ching Lin , Kevin P. O'Brien , Ashish Verma Penumatcha , Chelsey Dorow , Kirby Maxey , Carl H. Naylor , Tao Chu , Guowei Xu , Uygar Avci , Feng Zhang , Ting-Hsiang Hung , Ande Kitamura , Mahmut Sami Kavrik
IPC: H01L29/76 , H01L21/02 , H01L29/06 , H01L29/24 , H01L29/423 , H01L29/66 , H01L29/775
CPC classification number: H01L29/7606 , H01L21/02568 , H01L21/02603 , H01L29/0673 , H01L29/24 , H01L29/42392 , H01L29/66969 , H01L29/775
Abstract: Transistors and integrated circuitry including a 2D channel material layer within a stack of material layers further including one or more insulator (e.g., dielectric) materials above and/or below the 2D channel material layer. These supporting insulator layers may be non-sacrificial while other material layers within a starting material stack may be sacrificial, replaced, for example, with gate insulator and/or gate material. In some exemplary embodiments, the 2D channel material is a metal chalcogenide and the supporting insulator layer is advantageously a dielectric material composition having a low dielectric constant.
-
7.
公开(公告)号:US20240222482A1
公开(公告)日:2024-07-04
申请号:US18091192
申请日:2022-12-29
Applicant: Intel Corporation
Inventor: Kevin P. O'Brien , Rachel Steinhardt , Chelsey Dorow , Carl H. Naylor , Kirby Maxey , Sudarat Lee , Ashish Verma Penumatcha , Uygar Avci , Scott Clendenning , Tristan Tronic , Mahmut Sami Kavrik , Ande Kitamura
IPC: H01L29/76 , H01L21/02 , H01L29/06 , H01L29/24 , H01L29/423 , H01L29/66 , H01L29/775
CPC classification number: H01L29/7606 , H01L21/02568 , H01L21/02603 , H01L29/0673 , H01L29/24 , H01L29/42392 , H01L29/66969 , H01L29/775
Abstract: Devices, transistor structures, systems, and techniques are described herein related to field effect transistors having a doping layer on metal chalcogenide nanoribbons outside of the channel region. The doping layer is a metal oxide that shifts the electrical characteristics of the nanoribbons and is formed by depositing a metal and oxidizing the metal by exposure to ozone and ultraviolet light.
-
公开(公告)号:US20240222441A1
公开(公告)日:2024-07-04
申请号:US18091197
申请日:2022-12-29
Applicant: Intel Corporation
Inventor: Mahmut Sami Kavrik , Carl Naylor , Chelsey Dorow , Chia-Ching Lin , Dominique Adams , Kevin O'Brien , Matthew Metz , Scott Clendenning , Sudarat Lee , Tristan Tronic , Uygar Avci
IPC: H01L29/40 , H01L21/04 , H01L21/28 , H01L21/3213 , H01L21/44 , H01L29/423 , H01L29/45 , H01L29/786
CPC classification number: H01L29/401 , H01L21/043 , H01L21/044 , H01L21/28264 , H01L21/32136 , H01L21/44 , H01L29/42384 , H01L29/45 , H01L29/454 , H01L29/78648 , H01L29/4908
Abstract: Devices, transistor structures, systems, and techniques, are described herein related to selective gate oxide formation on 2D materials for transistor devices. A transistor structure includes a gate dielectric structure on a 2D semiconductor material layer, and source and drain structures in contact with the gate dielectric structure and on the 2D semiconductor material layer. The source and drain structures include a metal material or metal nitride material and the gate dielectric structure includes an oxide of the metal material or metal nitride material.
-
公开(公告)号:US20250113572A1
公开(公告)日:2025-04-03
申请号:US18375060
申请日:2023-09-29
Applicant: Intel Corporation
Inventor: Mahmut Sami Kavrik , Uygar E. Avci , Kevi P. Obrien , Chia-Ching Lin , Carl H. Naylor , Kirby Maxey , Andrey Vyatskikh , Scott B. Clendenning , Matthew Metz , Marko Radosavljevic
IPC: H01L29/18 , H01L21/8238 , H01L27/092 , H01L29/06 , H01L29/417 , H01L29/423 , H01L29/66 , H01L29/775 , H01L29/786
Abstract: Techniques and mechanisms for forming a gate dielectric structure and source or drain (S/D) structures on a monolayer channel structure of a transistor. In an embodiment, the channel structure comprises a two-dimensional (2D) layer of a transition metal dichalcogenide (TMD) material. During fabrication of the transistor structure, a layer of a dielectric material is deposited on the channel structure, wherein the dielectric material is suitable to provide a reaction, with a plasma, to produce a conductive material. While a first portion of the dielectric material is covered by a patterned structure, a second portion of the dielectric material is exposed to a plasma treatment to form a source or dielectric (S/D) electrode structure that adjoins the first portion. In another embodiment, the dielectric material is an oxide of a Group V-VI transition metal.
-
公开(公告)号:US20250113540A1
公开(公告)日:2025-04-03
申请号:US18375055
申请日:2023-09-29
Applicant: Intel Corporation
Inventor: Carl H. Naylor , Rachel Steinhardt , Mahmut Sami Kavrik , Chia-Ching Lin , Andrey Vyatskikh , Kevin O’Brien , Kirby Maxey , Ashish Verma Penumatcha , Uygar Avci , Matthew Metz , Chelsey Dorow
IPC: H01L29/49 , H01L21/02 , H01L29/06 , H01L29/24 , H01L29/423 , H01L29/66 , H01L29/76 , H01L29/775 , H01L29/786
Abstract: Techniques and mechanisms for providing gate dielectric structures of a transistor. In an embodiment, the transistor comprises a thin channel structure which comprises one or more layers of a transition metal dichalcogenide (TMD) material. The channel structure forms two surfaces on opposite respective sides thereof, wherein the surfaces extend to each of two opposing edges of the channel structure. A composite gate dielectric structure comprises first bodies of a first dielectric material, wherein the first bodies each adjoin a different respective one of the two opposing edges, and variously extend to each of the surfaces two surfaces. The composite gate dielectric structure further comprises another body of a second dielectric material other than the first dielectric material. In another embodiment, the other body adjoins one or both of the two surfaces, and extends along one or both of the two surfaces to each of the first bodies.
-
-
-
-
-
-
-
-
-