中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

21 records (took 0.018 seconds)

    Power semiconductor device with a double island surface mount package
    3.
    发明授权
    Power semiconductor device with a double island surface mount package 有权

    公开(公告)号：US10910302B2

    公开(公告)日：2021-02-02

    申请号：US16385928

    申请日：2019-04-16

    Applicant: STMicroelectronics S.r.l.

    Inventor： Cristiano Gianluca Stella ,  Agatino Minotti

    IPC: H01L23/498 ,  H01L23/373

    Abstract: A power semiconductor device including a first and second die, each including a plurality of conductive contact regions and a passivation region including a number of projecting dielectric regions and a number of windows. Adjacent windows are separated by a corresponding projecting dielectric region with each conductive contact region arranged within a corresponding window. A package of the surface mount type houses the first and second dice. The package includes a first bottom insulation multilayer and a second bottom insulation multilayer carrying, respectively, the first and second dice. A covering metal layer is arranged on top of the first and second dice and includes projecting metal regions extending into the windows to couple electrically with corresponding conductive contact regions. The covering metal layer moreover forms a number of cavities, which are interposed between the projecting metal regions so as to overlie corresponding projecting dielectric regions.

    POWER SEMICONDUCTOR DEVICE WITH A DOUBLE ISLAND SURFACE MOUNT PACKAGE
    6.
    发明申请
    POWER SEMICONDUCTOR DEVICE WITH A DOUBLE ISLAND SURFACE MOUNT PACKAGE 审中-公开

    公开(公告)号：US20190326208A1

    公开(公告)日：2019-10-24

    申请号：US16385928

    申请日：2019-04-16

    Applicant: STMicroelectronics S.r.l.

    Inventor： Cristiano Gianluca Stella ,  Agatino Minotti

    IPC: H01L23/498 ,  H01L23/373

    Abstract: A power semiconductor device including a first and second die, each including a plurality of conductive contact regions and a passivation region including a number of projecting dielectric regions and a number of windows. Adjacent windows are separated by a corresponding projecting dielectric region with each conductive contact region arranged within a corresponding window. A package of the surface mount type houses the first and second dice. The package includes a first bottom insulation multilayer and a second bottom insulation multilayer carrying, respectively, the first and second dice. A covering metal layer is arranged on top of the first and second dice and includes projecting metal regions extending into the windows to couple electrically with corresponding conductive contact regions. The covering metal layer moreover forms a number of cavities, which are interposed between the projecting metal regions so as to overlie corresponding projecting dielectric regions.

    Flip-chip electronic device and production method thereof
    9.
    发明授权
    Flip-chip electronic device and production method thereof 有权
    倒装芯片电子器件及其制造方法

    公开(公告)号：US09362142B2

    公开(公告)日：2016-06-07

    申请号：US13921894

    申请日：2013-06-19

    Applicant: STMicroelectronics S.r.l.

    Inventor： Agatino Minotti ,  Maurizio Maria Ferrara

    IPC: H01L21/00 ,  H01L21/56 ,  H01L23/14 ,  H01L23/538 ,  H01L21/78 ,  H01L23/498 ,  H01L21/02

    CPC classification number: H01L21/56 ,  H01L21/02107 ,  H01L21/02109 ,  H01L21/02225 ,  H01L21/02318 ,  H01L21/78 ,  H01L23/142 ,  H01L23/49827 ,  H01L23/5389 ,  H01L2924/0002 ,  H01L2924/00

    Abstract: A method for making a set of electronic devices is proposed. The method comprises the steps of providing a support comprising a base plate of electrically conductive material, fixing a set of chips of semiconductor material onto respective portions of the base plate, each chip having a first main surface with at least one first conduction terminal and a second main surface opposite the first main surface with at least one second conduction terminal electrically connected to the base plate, fixing an insulating tape of electrically insulating material comprising a plurality of through-holes to the main surface of each chip, the insulating tape protruding from the chips over a further portion of the base plate being not covered by the chips, and forming at least one first electrical contact to each first terminal of the chips through a first set of the through-holes exposing at least in part said first terminal, and at least one second electrical contact to the base plate through a second set of the through-holes exposing at least in part the further portion of the base plate.

    Abstract translation: 提出了一种制造一组电子设备的方法。 该方法包括以下步骤：提供包括导电材料的基板的支撑件，将一组半导体材料的芯片固定到基板的相应部分上，每个芯片具有带有至少一个第一导电端子的第一主表面和 与第一主表面相对的第二主表面，具有与基板电连接的至少一个第二导电端子，将包括多个通孔的电绝缘材料的绝缘带固定到每个芯片的主表面，绝缘带从 基板的另一部分上的芯片不被芯片覆盖，并且通过至少部分地暴露于所述第一端子的第一组通孔形成至少一个第一电触点到芯片的每个第一端子， 以及通过第二组通孔至少部分地暴露于所述基板的至少一个第二电接触 她的底板部分。

Patent Agency Ranking