-
公开(公告)号:US10134698B2
公开(公告)日:2018-11-20
申请号:US15223525
申请日:2016-07-29
申请人: Semiconductor Manufacturing International (Beijing) Corporation , Semiconductor Manufacturing International (Shanghai) Corporation
发明人: Fucheng Chen , Linbo Shi , Yao Liu
摘要: The present disclosure provides bond pad structures, boning ring structure; and MEMS device packaging methods. An exemplary bonding pad structure includes a plurality of first metal blocks made of a first metal material; and a plurality of second metal blocks made of a second metal material. The plurality of first metal blocks are used to prevent the squeezing out and extending of the plurality of second metal blocks. On at least one equal dividing plane of the bonding pad structure, the first metal material is shown at least one time; and the second metal material is shown at least one time.
-
公开(公告)号:US10340303B2
公开(公告)日:2019-07-02
申请号:US15922514
申请日:2018-03-15
申请人: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION , SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION
发明人: Dekui Qi , Fucheng Chen
IPC分类号: H01L27/146 , H01L21/28 , H01L21/768 , H01L21/3213
摘要: A semiconductor device includes a device substrate having a dielectric layer and a metal wire in the dielectric layer, a first opening on the metal wire and having a bottom at a depth the same as an upper surface of the metal wire, a first insulation layer including a first color filter material on sidewalls of the first opening, a second opening disposed at opposite ends of the semiconductor device and having a bottom at a depth the same as the depth of the bottom of the first opening, and a second insulation layer including a second color filter material on sidewalls of the second opening. The first opening is for leading out the metal wire to a pad. The second opening is disposed along scribe lines. The semiconductor device simplifies the process of drawing out and isolating the pads and satisfies technical requirements of a back seal ring.
-
公开(公告)号:US10381398B2
公开(公告)日:2019-08-13
申请号:US16050580
申请日:2018-07-31
申请人: Semiconductor Manufacturing International (Shanghai) Corporation , Semiconductor Manufacturing International (Beijing) Corporation
发明人: Linbo Shi , Fucheng Chen
IPC分类号: H01L27/146 , H01L21/00
摘要: The present disclosure relates to the field of semiconductor technologies, and discloses a method for manufacturing a semiconductor apparatus. The method includes: forming a water film on a bottom surface of a top wafer and a top surface of a bottom wafer; after the water film is formed, attaching the bottom surface of the top wafer to the top surface of the bottom wafer; disposing the attached top wafer and bottom wafer in a vacuum environment; and performing a thermal annealing process, so that the bottom surface of the top wafer is fusion-bonded to the top surface of the bottom wafer. The disclosed methods can reduce bubble voids existing between the bonded wafers.
-
公开(公告)号:US20190074323A1
公开(公告)日:2019-03-07
申请号:US16050580
申请日:2018-07-31
申请人: Semiconductor Manufacturing International (Shanghai) Corporation , Semiconductor Manufacturing International (Beijing) Corporation
发明人: Linbo Shi , Fucheng Chen
IPC分类号: H01L27/146
CPC分类号: H01L27/14685 , H01L21/187 , H01L27/1464 , H01L27/14687
摘要: The present disclosure relates to the field of semiconductor technologies, and discloses a method for manufacturing a semiconductor apparatus. The method includes: forming a water film on a bottom surface of a top wafer and a top surface of a bottom wafer; after the water film is formed, attaching the bottom surface of the top wafer to the top surface of the bottom wafer; disposing the attached top wafer and bottom wafer in a vacuum environment; and performing a thermal annealing process, so that the bottom surface of the top wafer is fusion-bonded to the top surface of the bottom wafer. The disclosed methods can reduce bubble voids existing between the bonded wafers.
-
公开(公告)号:US20180323226A1
公开(公告)日:2018-11-08
申请号:US15922514
申请日:2018-03-15
申请人: SEMICONDUCTOR MANUFACTURING INTERNATIONAL (SHANGHAI) CORPORATION , SEMICONDUCTOR MANUFACTURING INTERNATIONAL (BEIJING) CORPORATION
发明人: DEKUI QI , Fucheng Chen
IPC分类号: H01L27/146 , H01L21/28 , H01L21/768 , H01L21/3213
CPC分类号: H01L27/1464 , H01L21/28123 , H01L21/3213 , H01L21/76834 , H01L21/76849 , H01L27/14603 , H01L27/14645
摘要: A semiconductor device includes a device substrate having a dielectric layer and a metal wire in the dielectric layer, a first opening on the metal wire and having a bottom at a depth the same as an upper surface of the metal wire, a first insulation layer including a first color filter material on sidewalls of the first opening, a second opening disposed at opposite ends of the semiconductor device and having a bottom at a depth the same as the depth of the bottom of the first opening, and a second insulation layer including a second color filter material on sidewalls of the second opening. The first opening is for leading out the metal wire to a pad. The second opening is disposed along scribe lines. The semiconductor device simplifies the process of drawing out and isolating the pads and satisfies technical requirements of a back seal ring.
-
公开(公告)号:US09349748B2
公开(公告)日:2016-05-24
申请号:US14564081
申请日:2014-12-08
发明人: Herb He Huang , Haiting Li , Xingcheng Jin , Xinxue Wang , Hongbo Zhao , Fucheng Chen , Yanghui Xiang
IPC分类号: H01L21/84 , H01L21/762 , H01L27/12 , H01L29/06
CPC分类号: H01L27/088 , H01L21/76224 , H01L21/76264 , H01L21/84 , H01L27/1203 , H01L29/0649 , H01L29/0653 , H01L29/167 , H01L29/4975
摘要: A semiconductor device includes a silicon-on-insulator (SOI) substrate having a stack of a first semiconductor substrate, a buried insulating layer and a second semiconductor substrate formed in a first region and a deep trench isolation disposed in a second region. The method of forming the semiconductor device includes providing a SOI substrate having shallow trench isolations (STIs) and transistors formed within and on the second semiconductor substrate, respectively. The method also includes forming a hard mask over the first region and removing the STIs, the transistors, the second semiconductor substrate and the buried insulating layer in the second region using the hard mask as a mask, and forming a capping layer covering the deep trench isolation and the second semiconductor substrate including the transistors.
摘要翻译: 半导体器件包括具有第一半导体衬底,掩埋绝缘层和形成在第一区域中的第二半导体衬底和设置在第二区域中的深沟槽隔离的堆叠的绝缘体上硅(SOI)衬底。 形成半导体器件的方法包括提供分别形成在第二半导体衬底内和第二半导体衬底上的浅沟槽隔离(STI)和晶体管的SOI衬底。 该方法还包括在第一区域上形成硬掩模,并使用硬掩模作为掩模去除第二区域中的STI,晶体管,第二半导体衬底和埋入绝缘层,并且形成覆盖深沟槽的覆盖层 隔离和包括晶体管的第二半导体衬底。
-
公开(公告)号:US09343435B2
公开(公告)日:2016-05-17
申请号:US14459962
申请日:2014-08-14
发明人: Fucheng Chen , Yao Liu , Herb He Huang
IPC分类号: H01L21/44 , H01L25/065 , H01L25/00 , H01L23/00
CPC分类号: H01L25/0657 , H01L24/09 , H01L24/89 , H01L25/50 , H01L2224/03614 , H01L2224/0382 , H01L2224/08145 , H01L2224/80355 , H01L2225/06513 , H01L2924/06 , H01L2924/12042 , H01L2924/14 , H01L2924/20104 , H01L2924/20105 , H01L2924/20108 , H01L2924/20109 , H01L2924/00
摘要: A method for manufacturing a semiconductor device may include providing a first dielectric layer and a first set of conductive pads on a first substrate. Each conductive pad of the first set of conductive pads may be positioned between portions of the first dielectric layer. The method may further include providing a first insulating material layer to cover the first dielectric layer and the first set of conductive pads. The method may further include removing portions of the first insulating material layer to form a first insulating layer. Openings of the first insulating layer may expose the first set of conductive pads.
摘要翻译: 半导体器件的制造方法可以包括在第一衬底上提供第一电介质层和第一组导电焊盘。 第一组导电焊盘的每个导电焊盘可以位于第一介电层的部分之间。 该方法还可以包括提供第一绝缘材料层以覆盖第一介电层和第一组导电焊盘。 该方法还可以包括去除第一绝缘材料层的部分以形成第一绝缘层。 第一绝缘层的开口可露出第一组导电焊盘。
-
公开(公告)号:US09293430B2
公开(公告)日:2016-03-22
申请号:US14717606
申请日:2015-05-20
发明人: Fucheng Chen
CPC分类号: H01L24/05 , H01L24/03 , H01L24/06 , H01L24/08 , H01L24/11 , H01L24/13 , H01L24/16 , H01L24/29 , H01L24/32 , H01L24/73 , H01L24/80 , H01L24/81 , H01L24/83 , H01L24/92 , H01L25/0657 , H01L25/50 , H01L2224/02175 , H01L2224/0345 , H01L2224/03452 , H01L2224/0381 , H01L2224/03831 , H01L2224/04 , H01L2224/0401 , H01L2224/05018 , H01L2224/05027 , H01L2224/05073 , H01L2224/05082 , H01L2224/05083 , H01L2224/05181 , H01L2224/05187 , H01L2224/05558 , H01L2224/05562 , H01L2224/05572 , H01L2224/05611 , H01L2224/05647 , H01L2224/05681 , H01L2224/05687 , H01L2224/06051 , H01L2224/061 , H01L2224/06505 , H01L2224/08058 , H01L2224/08111 , H01L2224/08145 , H01L2224/10145 , H01L2224/1148 , H01L2224/1181 , H01L2224/13022 , H01L2224/13111 , H01L2224/13147 , H01L2224/16058 , H01L2224/16145 , H01L2224/27831 , H01L2224/29187 , H01L2224/32145 , H01L2224/73101 , H01L2224/73104 , H01L2224/73201 , H01L2224/73204 , H01L2224/80011 , H01L2224/80012 , H01L2224/80203 , H01L2224/80895 , H01L2224/80896 , H01L2224/81011 , H01L2224/81193 , H01L2224/81203 , H01L2224/81895 , H01L2224/81948 , H01L2224/83011 , H01L2224/83193 , H01L2224/83203 , H01L2224/83896 , H01L2224/83948 , H01L2224/9211 , H01L2225/06513 , H01L2225/06555 , H01L2225/06593 , H01L2924/01029 , H01L2924/0105 , H01L2924/00014 , H01L2924/04941 , H01L2924/00012 , H01L2224/81 , H01L2224/83 , H01L2924/05442 , H01L2924/059 , H01L2924/04642 , H01L2924/05042 , H01L2224/05 , H01L2224/13 , H01L2224/08 , H01L2224/16 , H01L2224/80 , H01L2924/00
摘要: A chip includes a substrate and a dielectric layer disposed on the substrate. The dielectric layer includes a first dielectric region and a second dielectric region surrounding an outer periphery of the first dielectric region. A top surface of the first dielectric region is disposed below a top surface of the second dielectric region. The chip further includes a metal pad disposed in a through-hole in the first dielectric region and contacting a portion of the substrate.
摘要翻译: 芯片包括衬底和设置在衬底上的电介质层。 电介质层包括第一电介质区域和围绕第一电介质区域的外围的第二电介质区域。 第一电介质区域的顶表面设置在第二电介质区域的顶表面下方。 芯片还包括设置在第一电介质区域中的通孔中并与衬底的一部分接触的金属焊盘。
-
9.
公开(公告)号:US20150187794A1
公开(公告)日:2015-07-02
申请号:US14564081
申请日:2014-12-08
发明人: Herb He Huang , Haiting Li , Xingcheng Jin , Xinxue Wang , Hongbo Zhao , Fucheng Chen , Yanghui Xiang
IPC分类号: H01L27/12 , H01L21/84 , H01L21/762 , H01L29/06
CPC分类号: H01L27/088 , H01L21/76224 , H01L21/76264 , H01L21/84 , H01L27/1203 , H01L29/0649 , H01L29/0653 , H01L29/167 , H01L29/4975
摘要: A semiconductor device includes a silicon-on-insulator (SOI) substrate having a stack of a first semiconductor substrate, a buried insulating layer and a second semiconductor substrate formed in a first region and a deep trench isolation disposed in a second region. The method of forming the semiconductor device includes providing a SOI substrate having shallow trench isolations (STIs) and transistors formed within and on the second semiconductor substrate, respectively. The method also includes forming a hard mask over the first region and removing the STIs, the transistors, the second semiconductor substrate and the buried insulating layer in the second region using the hard mask as a mask, and forming a capping layer covering the deep trench isolation and the second semiconductor substrate including the transistors.
摘要翻译: 半导体器件包括具有第一半导体衬底,掩埋绝缘层和形成在第一区域中的第二半导体衬底和设置在第二区域中的深沟槽隔离的堆叠的绝缘体上硅(SOI)衬底。 形成半导体器件的方法包括提供分别形成在第二半导体衬底内和第二半导体衬底上的浅沟槽隔离(STI)和晶体管的SOI衬底。 该方法还包括在第一区域上形成硬掩模,并使用硬掩模作为掩模去除第二区域中的STI,晶体管,第二半导体衬底和埋入绝缘层,并且形成覆盖深沟槽的覆盖层 隔离和包括晶体管的第二半导体衬底。
-
公开(公告)号:US10074650B2
公开(公告)日:2018-09-11
申请号:US15145776
申请日:2016-05-03
发明人: Herb He Huang , Haiting Li , Xingcheng Jin , Xinxue Wang , Hongbo Zhao , Fucheng Chen , Yanghui Xiang
IPC分类号: H01L27/12 , H01L27/088 , H01L29/06 , H01L29/49 , H01L29/167 , H01L27/06 , H01L23/66 , H01L49/02
CPC分类号: H01L27/088 , H01L21/76264 , H01L21/84 , H01L23/66 , H01L27/0629 , H01L27/1203 , H01L28/10 , H01L29/0649 , H01L29/167 , H01L29/4975
摘要: A semiconductor device includes a silicon-on-insulator (SOI) substrate having a stack of a first semiconductor substrate, a buried insulating layer and a second semiconductor substrate formed in a first region and a deep trench isolation disposed in a second region. The semiconductor device also includes a plurality of transistors on the second semiconductor substrate, a deep trench isolation having a bottom at a surface of the first semiconductor substrate in the second region, the deep trench isolation exposing a sidewall of the second semiconductor substrate and a sidewall of the buried insulating layer, and a dielectric capping layer filling the deep trench isolation and covering the plurality of transistors on the second semiconductor substrate.
-
-
-
-
-
-
-
-
-