-
1.发明申请Performing Variation-Aware Profiling And Dynamic Core Allocation For A Many-Core Processor 有权对多核处理器执行变化感知分析和动态核心分配公开(公告)号：US20120159496A1
公开(公告)日：2012-06-21
申请号：US12972985
申请日：2010-12-20
申请人： Saurabh Dighe , Sriram R. Vangal , Nitin Y. Borkar , Vivek K. De
发明人： Saurabh Dighe , Sriram R. Vangal , Nitin Y. Borkar , Vivek K. De
IPC分类号： G06F9/46
CPC分类号： G06F1/3206 , G06F1/329 , G06F9/4893 , Y02D10/24
摘要： In one embodiment, the present invention includes a processor with multiple cores each having a self-test circuit to determine a frequency profile and a leakage power profile of the corresponding core. In turn, a scheduler is coupled to receive the frequency profiles and the leakage power profiles and to schedule an application on at least some of the cores based on the frequency profiles and the leakage power profiles. Other embodiments are described and claimed.
摘要翻译： 在一个实施例中，本发明包括具有多个核心的处理器，每个核心具有自检电路，以确定相应核心的频率分布和泄漏功率分布。 反过来，调度器被耦合以接收频率分布和泄漏功率分布，并且基于频率分布和泄漏功率分布来在至少一些核上调度应用。 描述和要求保护其他实施例。
-
2.发明授权Performing variation-aware profiling and dynamic core allocation for a many-core processor 有权为多核处理器执行变化感知分析和动态核心分配公开(公告)号：US09063730B2
公开(公告)日：2015-06-23
申请号：US12972985
申请日：2010-12-20
申请人： Saurabh Dighe , Sriram R. Vangal , Nitin Y. Borkar , Vivek K. De
发明人： Saurabh Dighe , Sriram R. Vangal , Nitin Y. Borkar , Vivek K. De
CPC分类号： G06F1/3206 , G06F1/329 , G06F9/4893 , Y02D10/24
摘要： In one embodiment, the present invention includes a processor with multiple cores each having a self-test circuit to determine a frequency profile and a leakage power profile of the corresponding core. In turn, a scheduler is coupled to receive the frequency profiles and the leakage power profiles and to schedule an application on at least some of the cores based on the frequency profiles and the leakage power profiles. Other embodiments are described and claimed.
摘要翻译： 在一个实施例中，本发明包括具有多个核心的处理器，每个核心具有自检电路，以确定相应核心的频率分布和泄漏功率分布。 反过来，调度器被耦合以接收频率分布和泄漏功率分布，并且基于频率分布和泄漏功率分布来在至少一些核上调度应用。 描述和要求保护其他实施例。
-
3.发明申请公开(公告)号：US20170083033A1
公开(公告)日：2017-03-23
申请号：US14861997
申请日：2015-09-22
CPC分类号： G05F1/575 , G05F1/59 , H02M1/08 , H02M2001/0025
摘要： Some embodiments include apparatuses and methods having a power switching unit to receive a first voltage and provide a second voltage having a value based on a value of the first voltage, a first loop to provide digital control information to control a switching of the power switching unit in order to maintain a relationship between the value of the second voltage and a value of a reference voltage, and a second loop coupled to the power switching unit and the first loop to calculate a value of energy consumption of at least a portion of the apparatus based at least on the digital control information.
-
4.发明申请公开(公告)号：US20190044341A1
公开(公告)日：2019-02-07
申请号：US15939120
申请日：2018-03-28
申请人： Xiaosen Liu , Khondker Z. Ahmed , Vivek K. De , Nachiket V. Desai , Suhwan Kim , Harish K. Krishnamurthy , Turbo Majumder , Krishnan Ravichandran , Christopher Schaef , Vaibhav A. Vaidya , Sriram R. Vangal
发明人： Xiaosen Liu , Khondker Z. Ahmed , Vivek K. De , Nachiket V. Desai , Suhwan Kim , Harish K. Krishnamurthy , Turbo Majumder , Krishnan Ravichandran , Christopher Schaef , Vaibhav A. Vaidya , Sriram R. Vangal
摘要： In one embodiment, an energy harvesting system includes multiple-input-multiple-output switched-capacitor (MIMOSC) circuitry comprising a plurality of switched-capacitor circuit units to receive a plurality of direct current (DC) input voltages at respective input terminals of the switched-capacitor circuit unit, combine the received DC input voltages, and provide the combined DC input voltages at an output terminal of the switched-capacitor circuit unit. The energy harvesting system also includes maximum power point tracking (MPPT) circuitry coupled to switches of the switched-capacitor circuit units of the MIMOSC circuitry. The MPPT circuitry is to provide a plurality of switching signals to the switches of the switched-capacitor circuit units. The MIMOSC circuitry is to provide a plurality of DC output voltages to respective loads based on the switching signals from the MPPT circuitry.
-
5.发明授权Resilient register file circuit for dynamic variation tolerance and method of operating the same 有权用于动态变化公差的弹性寄存器文件电路及其操作方法公开(公告)号：US09329918B2
公开(公告)日：2016-05-03
申请号：US13976859
申请日：2011-12-28
CPC分类号： G06F11/1068 , G06F9/30141 , G06F9/3861 , G06F11/0751 , G06F11/1008 , G11C7/18 , G11C29/42 , G11C29/52
摘要： The disclosed system and method detect and correct register file read path errors that may occur as a result of reducing or eliminating supply voltage guardbands and/or frequency guardbands for a CPU, thereby increasing overall energy efficiency of the system.
摘要翻译： 所公开的系统和方法检测并校正由于减少或消除CPU的电源电压保护带和/或频率保护带而可能发生的寄存器文件读取路径错误，从而提高系统的总体能量效率。
-
公开(公告)号：US09230636B2
公开(公告)日：2016-01-05
申请号：US14137808
申请日：2013-12-20
申请人： Pascal A. Meinerzhagen , Jaydeep P. Kulkarni , Muhammad M. Khellah , Cyrille Dray , Dinesh Somasekhar , James W. Tschanz , Vivek K. De
发明人： Pascal A. Meinerzhagen , Jaydeep P. Kulkarni , Muhammad M. Khellah , Cyrille Dray , Dinesh Somasekhar , James W. Tschanz , Vivek K. De
IPC分类号： G11C5/14 , G11C11/4074 , G11C11/16 , G11C16/06 , G11C11/406 , G11C11/4076 , G11C5/06 , G11C11/408
CPC分类号： G11C11/4074 , G11C5/063 , G11C5/14 , G11C5/145 , G11C5/148 , G11C11/1697 , G11C11/406 , G11C11/4076 , G11C11/4085 , G11C11/4087 , G11C11/417 , G11C16/06
摘要： Described is an apparatus which comprises: a first power supply node to provide a first power supply, a second power supply node, and a third power supply node; a first transistor which is operable to couple the first and second power supply nodes; and a charge pump circuit to provide a boosted voltage to the third power supply node in one mode, and to recover charge from the second power node in another mode. Described is a memory unit which comprises: a DRAM which is operable to be refreshed; a gated power supply node coupled to the DRAM to provide a gated power supply to the DRAM; and a charge recycling circuit to recover charge from the gated power supply node after the DRAM is refreshed.
摘要翻译： 描述了一种装置，包括：提供第一电源的第一电源节点，第二电源节点和第三电源节点; 第一晶体管，其可操作以耦合所述第一和第二电源节点; 以及电荷泵电路，以一种模式向第三电源节点提供升压电压，并且在另一模式下从第二功率节点恢复电荷。 描述了一种存储单元，其包括：可操作以刷新的DRAM; 门极电源节点，其耦合到DRAM以向DRAM提供门控电源; 以及充电回收电路，用于在DRAM被刷新之后从门控电源节点恢复电荷。
-
公开(公告)号：US09189014B2
公开(公告)日：2015-11-17
申请号：US13664153
申请日：2012-10-30
申请人： Keith A. Bowman , James W. Tschanz , Nam Sung Kim , Janice C. Lee , Christopher B. Wilkerson , Shih-Lien L. Lu , Tanay Karnik , Vivek K. De
发明人： Keith A. Bowman , James W. Tschanz , Nam Sung Kim , Janice C. Lee , Christopher B. Wilkerson , Shih-Lien L. Lu , Tanay Karnik , Vivek K. De
IPC分类号： G06F11/07 , G06F1/08 , G06F1/10 , H03K3/037 , G01R31/317
CPC分类号： G01R31/3177 , G01R31/31723 , G01R31/31725 , G01R31/31727 , G06F1/10 , G06F11/0706 , G06F11/0757 , G06F11/0793 , H03K3/0375
摘要： Sequential circuits with error-detection are provided. They may, for example, be used to replace traditional master-slave flip-flops, e.g., in critical path circuits to detect and initiate correction of late transitions at the input of the sequential. In some embodiments, such sequentials may comprise a transition detector with a time borrowing latch.
摘要翻译： 提供了具有错误检测的顺序电路。 例如，它们可以用于替代传统的主从触发器，例如在关键路径电路中，以检测并启动在顺序输入处的后期转换的校正。 在一些实施例中，这样的顺序可以包括具有时间借用锁存器的转换检测器。
-
公开(公告)号：US09153304B2
公开(公告)日：2015-10-06
申请号：US13536521
申请日：2012-06-28
申请人： Jaydeep P. Kulkarni , Muhammad M. Khellah , James W. Tschanz , Bibiche M. Geuskens , Vivek K. De
发明人： Jaydeep P. Kulkarni , Muhammad M. Khellah , James W. Tschanz , Bibiche M. Geuskens , Vivek K. De
IPC分类号： G11C11/00 , G11C7/22 , G11C11/419 , G11C11/412 , G11C11/413
CPC分类号： G11C11/419 , G11C7/227 , G11C11/412 , G11C11/413
摘要： Described is an apparatus for self-induced reduction in write minimum supply voltage for a memory element. The apparatus comprises: a memory element having cross-coupled inverters coupled to a first supply node; a power device coupled to the first supply node and a second supply node, the second supply node coupled to power supply; and an access device having a gate terminal coupled to a word-line, a first terminal coupled to the memory element, and a second terminal coupled to a bit-line which is operable to be pre-discharged to a logical low level prior to write operation.
摘要翻译： 描述了一种用于存储元件的写入最小电源电压的自感应降低的装置。 该装置包括：具有耦合到第一电源节点的交叉耦合的反相器的存储元件; 耦合到第一电源节点和第二电源节点的电源设备，第二电源节点耦合到电源; 以及具有耦合到字线的栅极端子，耦合到存储器元件的第一端子和耦合到位线的第二端子的存取装置，该位线可操作以在写入之前预放电到逻辑低电平 操作。
-
9.发明申请Methods And Apparatuses For Reducing Power Consumption Of Processor Switch Operations 审中-公开降低处理器开关操作功耗的方法和装置公开(公告)号：US20140258757A1
公开(公告)日：2014-09-11
申请号：US14286536
申请日：2014-05-23
申请人： Ethan Schuchman , Hong Wang , Chris Weaver , Belliappa M. Kuttanna , Asit Mallick , Vivek K. De , Per Hammarlund
发明人： Ethan Schuchman , Hong Wang , Chris Weaver , Belliappa M. Kuttanna , Asit Mallick , Vivek K. De , Per Hammarlund
IPC分类号： G06F1/32
CPC分类号： G06F9/30083 , G06F1/3203 , G06F1/3234 , G06F1/3237 , G06F1/324 , G06F1/3246 , G06F1/3265 , G06F1/3268 , G06F1/3296 , G06F9/30043 , G06F9/30105 , G06F9/3012 , G06F9/3013 , G06F9/461 , Y02D10/126 , Y02D10/128 , Y02D10/153 , Y02D10/154 , Y02D10/172 , Y02D50/20
摘要： Methods and apparatuses for reducing power consumption of processor switch operations are disclosed. One or more embodiments may comprise specifying a subset of registers or state storage elements to be involved in a register or state storage operation, performing the register or state storage operation, and performing a switch operation. The embodiments may minimize the number of registers or state storage elements involved with the standby operation by specifying only the subset of registers or state storage elements, which may involve considerably fewer than the total number of registers or state storage or elements of the processor. The switch operation may be switch from one mode to another, such as a transition to or from a sleep mode, a context switch, or the execution of various types of instructions.
摘要翻译： 公开了用于降低处理器开关操作功耗的方法和装置。 一个或多个实施例可以包括指定要参与寄存器或状态存储操作的寄存器或状态存储元件的子集，执行寄存器或状态存储操作，以及执行开关操作。 这些实施例可以通过仅指定寄存器或状态存储元件的子集来最小化与备用操作相关的寄存器或状态存储元件的数量，其可能涉及明显少于处理器的寄存器或状态存储器或元件的总数量。 切换操作可以从一种模式切换到另一种模式，例如转换到睡眠模式，上下文切换或各种类型的指令的执行。
-
公开(公告)号：US08467263B2
公开(公告)日：2013-06-18
申请号：US12823642
申请日：2010-06-25
申请人： Jaydeep P. Kulkarni , Muhammad M. Khellah , Bibiche M. Geuskens , Arijit Raychowdhury , Tanay Karnik , Vivek K. De
发明人： Jaydeep P. Kulkarni , Muhammad M. Khellah , Bibiche M. Geuskens , Arijit Raychowdhury , Tanay Karnik , Vivek K. De
IPC分类号： G11C8/00
CPC分类号： G11C8/08 , G11C7/12 , G11C7/20 , G11C11/412 , G11C11/413
摘要： In some embodiments, write wordline boost may be obtained from wordline driver boost and/or from bit line access transistor boost.
摘要翻译： 在一些实施例中，可以从字线驱动器升压和/或来自位线存取晶体管升压获得写入字线升压。
-
-
-
-
-
-
-
-
-
搜索结果
179 条记录 (耗时 0.028 秒)
