-
公开(公告)号：US20110162578A1
公开(公告)日：2011-07-07
申请号：US13046151
申请日：2011-03-11
CPC分类号： H01L21/563 , B23K35/0244 , H01L21/67144 , H01L21/6835 , H01L24/11 , H01L24/12 , H01L24/16 , H01L24/75 , H01L24/83 , H01L2224/05568 , H01L2224/05573 , H01L2224/11003 , H01L2224/1131 , H01L2224/13099 , H01L2224/1319 , H01L2224/133 , H01L2224/16 , H01L2224/75 , H01L2224/83192 , H01L2224/8321 , H01L2224/83815 , H01L2224/83886 , H01L2924/00014 , H01L2924/01004 , H01L2924/01005 , H01L2924/01006 , H01L2924/01009 , H01L2924/01011 , H01L2924/01013 , H01L2924/01015 , H01L2924/01019 , H01L2924/0103 , H01L2924/01032 , H01L2924/01033 , H01L2924/01047 , H01L2924/0105 , H01L2924/01056 , H01L2924/01078 , H01L2924/01082 , H01L2924/014 , H01L2924/10329 , H01L2924/14 , H01L2924/18161 , H01L2924/30105 , H05K3/323 , H05K3/3436 , H05K3/3484 , H05K2201/10977 , H05K2203/1361 , Y02P70/613 , Y10T29/53178 , H01L2224/05599
摘要： [Problem] To provide a flip-chip mounting method and a bump formation method applicable to flip-chip mounting of a next generation LSI and having high productivity and high reliability.[Means for Solving Problem] A semiconductor chip 20 having a plurality of electrode terminals 12 is held to oppose a circuit board 21 having a plurality of connection terminals 11 with a given gap provided therebetween, and the semiconductor chip 20 and the circuit board 21 in this state are dipped in a dipping bath 40 containing a melted resin 14 including melted solder particles for a given period of time. In this dipping process, the melted solder particles self-assemble between the connection terminals 11 of the circuit board 21 and the electrode terminals 12 of the semiconductor chip 20, so as to form connectors 22 between these terminals. Thereafter, the semiconductor chip 20 and the circuit board 21 are taken out of the dipping bath 40, and the melted resin 14 having permeated into the gap between the semiconductor chip 20 and the circuit board 21 is cured, so as to complete a flip-chip mounting body.
摘要翻译： [问题]提供一种适用于下一代LSI的倒装安装并具有高生产率和高可靠性的倒装芯片安装方法和凸块形成方法。 解决问题的手段具有多个电极端子12的半导体芯片20被保持为具有多个连接端子11的电路板21，其间设置有给定的间隙，半导体芯片20和电路板21 将该状态浸渍在包含熔融的焊料颗粒的熔融树脂14的浸渍浴40中一段给定的时间。 在该浸渍过程中，熔融的焊料颗粒自组装在电路板21的连接端子11和半导体芯片20的电极端子12之间，从而在这些端子之间形成连接器22。 此后，半导体芯片20和电路板21从浸渍浴40中取出，并且已经渗透到半导体芯片20和电路板21之间的间隙中的熔融树脂14固化， 芯片安装体。
-
公开(公告)号：US20050184381A1
公开(公告)日：2005-08-25
申请号：US11060550
申请日：2005-02-18
申请人： Toshiyuki Asahi , Seiji Karashima , Takashi Ichiryu , Seiichi Nakatani , Tousaku Nishiyama , Koichi Hirano , Osamu Shibata , Takeshi Nakayama , Yoshiyuki Saito
发明人： Toshiyuki Asahi , Seiji Karashima , Takashi Ichiryu , Seiichi Nakatani , Tousaku Nishiyama , Koichi Hirano , Osamu Shibata , Takeshi Nakayama , Yoshiyuki Saito
IPC分类号： H01R13/24 , H05K1/00 , H05K1/02 , H05K1/14 , H05K1/18 , H05K3/20 , H05K3/34 , H05K3/36 , H05K3/40 , H01R27/02 , H01L23/48 , H01R12/00 , H01R25/00 , H01R31/00 , H01R33/88 , H01R33/90 , H01R33/92 , H01R33/94
CPC分类号： H05K3/403 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H01R12/52 , H01R13/2414 , H05K1/0218 , H05K1/0284 , H05K1/141 , H05K1/145 , H05K1/182 , H05K3/20 , H05K3/3442 , H05K3/361 , H05K3/366 , H05K3/368 , H05K2201/043 , H05K2201/048 , H05K2201/049 , H05K2201/055 , H05K2201/056 , H05K2201/09036 , H05K2201/10515 , H05K2201/10689 , H05K2203/302 , Y10T29/49117 , Y10T29/49126 , Y10T29/49208 , H01L2924/00
摘要： A connection member is provided which can be produced without a via-forming step. The connection member 100 includes an insulating substrate 10 which has an upper surface 10a, a lower surface 10b opposed to the upper surface 10b and a side surface 10c which connects these surfaces; at least one wiring 20 which extends from the upper surface to the lower surface through the side surface.
摘要翻译： 提供了可以在没有通孔形成步骤的情况下制造的连接构件。 连接构件100包括绝缘基板10，其具有上表面10a，与上表面10b相对的下表面10b和连接这些表面的侧表面10c; 至少一个布线20，其通过侧表面从上表面延伸到下表面。
-
公开(公告)号：US07927997B2
公开(公告)日：2011-04-19
申请号：US11579299
申请日：2006-03-07
IPC分类号： H01L21/445
CPC分类号： H01L21/563 , B23K35/0244 , H01L21/67144 , H01L21/6835 , H01L24/11 , H01L24/12 , H01L24/16 , H01L24/75 , H01L24/83 , H01L2224/05568 , H01L2224/05573 , H01L2224/11003 , H01L2224/1131 , H01L2224/13099 , H01L2224/1319 , H01L2224/133 , H01L2224/16 , H01L2224/75 , H01L2224/83192 , H01L2224/8321 , H01L2224/83815 , H01L2224/83886 , H01L2924/00014 , H01L2924/01004 , H01L2924/01005 , H01L2924/01006 , H01L2924/01009 , H01L2924/01011 , H01L2924/01013 , H01L2924/01015 , H01L2924/01019 , H01L2924/0103 , H01L2924/01032 , H01L2924/01033 , H01L2924/01047 , H01L2924/0105 , H01L2924/01056 , H01L2924/01078 , H01L2924/01082 , H01L2924/014 , H01L2924/10329 , H01L2924/14 , H01L2924/18161 , H01L2924/30105 , H05K3/323 , H05K3/3436 , H05K3/3484 , H05K2201/10977 , H05K2203/1361 , Y02P70/613 , Y10T29/53178 , H01L2224/05599
摘要： To provide a flip-chip mounting method and a bump formation method applicable to flip-chip mounting of a next generation LSI and having high productivity and high reliability.A semiconductor chip 20 having a plurality of electrode terminals 12 is held to oppose a circuit board 21 having a plurality of connection terminals 11 with a given gap provided therebetween, and the semiconductor chip 20 and the circuit board 21 in this state are dipped in a dipping bath 40 containing a melted resin 14 including melted solder particles for a given period of time. In this dipping process, the melted solder particles self-assemble between the connection terminals 11 of the circuit board 21 and the electrode terminals 12 of the semiconductor chip 20, so as to form connectors 22 between these terminals. Thereafter, the semiconductor chip 20 and the circuit board 21 are taken out of the dipping bath 40, and the melted resin 14 having permeated into the gap between the semiconductor chip 20 and the circuit board 21 is cured, so as to complete a flip-chip mounting body.
摘要翻译： 提供适用于下一代LSI的倒装安装并具有高生产率和高可靠性的倒装芯片安装方法和凸块形成方法。 具有多个电极端子12的半导体芯片20被保持为具有多个连接端子11的电路板21，其间设置有给定的间隙，并且在该状态下将半导体芯片20和电路板21浸入 浸渍浴40含有包含熔融的焊料颗粒的熔融树脂14一段给定的时间。 在该浸渍过程中，熔融的焊料颗粒自组装在电路板21的连接端子11和半导体芯片20的电极端子12之间，从而在这些端子之间形成连接器22。 此后，半导体芯片20和电路板21从浸渍浴40中取出，并且已经渗透到半导体芯片20和电路板21之间的间隙中的熔融树脂14固化， 芯片安装体。
-
54.发明授权Flip chip mounting process and bump-forming process using electrically-conductive particles as nuclei 有权使用导电颗粒作为核的倒装芯片安装工艺和凸块形成工艺公开(公告)号：US07726545B2
公开(公告)日：2010-06-01
申请号：US11886311
申请日：2006-03-13
申请人： Takashi Ichiryu , Seiichi Nakatani , Seiji Karashima , Yoshihiro Tomita , Koichi Hirano , Toshio Fujii
发明人： Takashi Ichiryu , Seiichi Nakatani , Seiji Karashima , Yoshihiro Tomita , Koichi Hirano , Toshio Fujii
CPC分类号： H05K3/3436 , H01L21/4853 , H01L21/6835 , H01L24/11 , H01L24/12 , H01L24/16 , H01L24/81 , H01L2224/0554 , H01L2224/05568 , H01L2224/05573 , H01L2224/11003 , H01L2224/11005 , H01L2224/1152 , H01L2224/11524 , H01L2224/16 , H01L2224/73104 , H01L2224/73204 , H01L2224/81801 , H01L2224/83192 , H01L2224/83886 , H01L2924/00013 , H01L2924/00014 , H01L2924/01004 , H01L2924/01005 , H01L2924/01006 , H01L2924/01009 , H01L2924/01011 , H01L2924/01013 , H01L2924/01015 , H01L2924/01019 , H01L2924/01023 , H01L2924/01029 , H01L2924/0103 , H01L2924/01033 , H01L2924/01047 , H01L2924/0105 , H01L2924/01051 , H01L2924/01056 , H01L2924/01078 , H01L2924/01079 , H01L2924/01082 , H01L2924/014 , H01L2924/14 , H01L2924/19041 , H01L2924/19043 , H05K3/323 , H05K3/3484 , H05K2201/10977 , H05K2203/083 , H05K2203/087 , Y02P70/613 , Y10T29/49126 , H01L2224/13099 , H01L2224/29099 , H01L2224/05599 , H01L2224/0555 , H01L2224/0556
摘要： A flip chip mounting process or a bump-forming process according to the present invention is characterized in that electrically-conductive particles are fixed on electrodes formed on an electronic component. A composition comprising solder powder, a convection additive and a resin component is supplied onto a surface of the electronic component, the surface is provided with the electrodes. The supplied composition is heated up to a temperature enabling the solder powder to melt. As a result, the convection additive boils or is decomposed so as to generate a gas. The generated gas produces a convection phenomenon within the supplied composition. Since the convection phenomenon promotes the movement of the solder powder, the solder powder can move freely within the composition. The electrically-conductive particles serve as nuclei for the solder powder to self-assemble and grow. As a result, the molten solder powder is allowed to self-assemble and grow in the vicinity of the electrically-conductive particles, which leads to a formation of connections or bumps.
摘要翻译： 根据本发明的倒装芯片安装工艺或凸块形成工艺的特征在于，导电颗粒固定在形成在电子部件上的电极上。 将包含焊料粉末，对流添加剂和树脂组分的组合物供应到电子部件的表面上，该表面设置有电极。 将所提供的组合物加热到使焊料粉末熔化的温度。 结果，对流添加剂沸腾或分解以产生气体。 所产生的气体在所提供的组合物内产生对流现象。 由于对流现象促使焊料粉末的移动，焊料粉末可以在组合物内自由移动。 导电颗粒用作焊料粉末的自组装和生长的核。 结果，允许熔融焊料粉末在导电颗粒附近自组装和生长，这导致连接或凸块的形成。
-
55.发明授权Flexible substrate having interlaminar junctions, and process for producing the same 有权具有层间结合的柔性基板及其制造方法公开(公告)号：US07531754B2
公开(公告)日：2009-05-12
申请号：US11712943
申请日：2007-03-02
申请人： Yoshihisa Yamashita , Hiroki Yabe , Takashi Ichiryu , Seiichi Nakatani , Satoru Tomekawa , Toshio Fujii , Seiji Karashima
发明人： Yoshihisa Yamashita , Hiroki Yabe , Takashi Ichiryu , Seiichi Nakatani , Satoru Tomekawa , Toshio Fujii , Seiji Karashima
IPC分类号： H05K1/00
CPC分类号： H05K3/4084 , G03G15/225 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H05K1/0393 , H05K3/102 , H05K3/1266 , H05K3/20 , H05K3/207 , H05K3/386 , H05K3/4652 , H05K2201/0376 , H05K2203/0143 , H05K2203/0195 , H05K2203/0517 , H05K2203/1189 , H05K2203/1572 , H01L2924/00
摘要： A flexible substrate comprises a film, a first insulating resin layer on a front face of the film, a second insulating resin layer on a rear face of the film, a front-sided wiring pattern embedded in the first insulating resin layer, and a rear-sided wiring pattern embedded in the second insulating resin layer. A surface of the front-sided wiring pattern is flush with a surface of the first insulating resin layer, and a surface of the rear-sided wiring pattern is flush with a surface of the second insulating resin layer. A part of at least one of the front-sided wiring pattern and the rear-sided wiring pattern is dented toward a part of the other of the at least one of the front-sided wiring pattern and the rear-sided wiring pattern such that a portion of the front-sided wiring pattern and a portion of the rear-sided wiring pattern are jointed to each other to form a junction.
摘要翻译： 柔性基板包括膜，膜的正面上的第一绝缘树脂层，膜背面的第二绝缘树脂层，嵌入第一绝缘树脂层中的前侧布线图案，以及后部 嵌入在第二绝缘树脂层中的布线图案。 前侧布线图案的表面与第一绝缘树脂层的表面齐平，并且背面布线图案的表面与第二绝缘树脂层的表面齐平。 前侧布线图案和背面布线图案中的至少一个的一部分朝向前侧布线图案和背面布线图案中的至少一个中的另一个的一部分凹陷，使得 前侧布线图案的一部分和背面布线图案的一部分彼此接合以形成结。
-
56.发明申请Flip Clip Mounting Process And Bump-Forming Process Using Electrically-Conductive Particles 有权使用导电颗粒的翻转夹安装工艺和凸起成型工艺公开(公告)号：US20080165518A1
公开(公告)日：2008-07-10
申请号：US11886311
申请日：2006-03-13
申请人： Takashi Ichiryu , Seiichi Nakatani , Seiji Karashima , Yoshihiro Tomita , Koichi Hirano , Toshio Fujii
发明人： Takashi Ichiryu , Seiichi Nakatani , Seiji Karashima , Yoshihiro Tomita , Koichi Hirano , Toshio Fujii
IPC分类号： H01L23/498 , H05K3/36 , B23K1/20 , H01L21/60
CPC分类号： H05K3/3436 , H01L21/4853 , H01L21/6835 , H01L24/11 , H01L24/12 , H01L24/16 , H01L24/81 , H01L2224/0554 , H01L2224/05568 , H01L2224/05573 , H01L2224/11003 , H01L2224/11005 , H01L2224/1152 , H01L2224/11524 , H01L2224/16 , H01L2224/73104 , H01L2224/73204 , H01L2224/81801 , H01L2224/83192 , H01L2224/83886 , H01L2924/00013 , H01L2924/00014 , H01L2924/01004 , H01L2924/01005 , H01L2924/01006 , H01L2924/01009 , H01L2924/01011 , H01L2924/01013 , H01L2924/01015 , H01L2924/01019 , H01L2924/01023 , H01L2924/01029 , H01L2924/0103 , H01L2924/01033 , H01L2924/01047 , H01L2924/0105 , H01L2924/01051 , H01L2924/01056 , H01L2924/01078 , H01L2924/01079 , H01L2924/01082 , H01L2924/014 , H01L2924/14 , H01L2924/19041 , H01L2924/19043 , H05K3/323 , H05K3/3484 , H05K2201/10977 , H05K2203/083 , H05K2203/087 , Y02P70/613 , Y10T29/49126 , H01L2224/13099 , H01L2224/29099 , H01L2224/05599 , H01L2224/0555 , H01L2224/0556
摘要： A flip chip mounting process or a bump-forming process according to the present invention is characterized in that electrically-conductive particles are fixed on electrodes formed on an electronic component. A composition comprising solder powder, a convection additive and a resin component is supplied onto a surface of the electronic component, the surface is provided with the electrodes. The supplied composition is heated up to a temperature enabling the solder powder to melt. As a result, the convection additive boils or is decomposed so as to generate a gas. The generated gas produces a convection phenomenon within the supplied composition. Since the convection phenomenon promotes the movement of the solder powder, the solder powder can move freely within the composition. The electrically-conductive particles serve as nuclei for the solder powder to self-assemble and grow. As a result, the molten solder powder is allowed to self-assemble and grow in the vicinity of the electrically-conductive particles, which leads to a formation of connections or bumps.
摘要翻译： 根据本发明的倒装芯片安装工艺或凸块形成工艺的特征在于，导电颗粒固定在形成在电子部件上的电极上。 将包含焊料粉末，对流添加剂和树脂组分的组合物供应到电子部件的表面上，该表面设置有电极。 将所提供的组合物加热到使焊料粉末熔化的温度。 结果，对流添加剂沸腾或分解以产生气体。 所产生的气体在所提供的组合物内产生对流现象。 由于对流现象促使焊料粉末的移动，焊料粉末可以在组合物内自由移动。 导电颗粒用作焊料粉末的自组装和生长的核。 结果，允许熔融焊料粉末在导电颗粒附近自组装和生长，这导致连接或凸块的形成。
-
公开(公告)号：US20080047137A1
公开(公告)日：2008-02-28
申请号：US11826758
申请日：2007-07-18
申请人： Toshiyuki Asahi , Seiji Karashima , Takashi Ichiryu , Seiichi Nakatani , Tousaku Nishiyama , Koichi Hirano , Osamu Shibata , Takeshi Nakayama , Yoshiyuki Saito
发明人： Toshiyuki Asahi , Seiji Karashima , Takashi Ichiryu , Seiichi Nakatani , Tousaku Nishiyama , Koichi Hirano , Osamu Shibata , Takeshi Nakayama , Yoshiyuki Saito
CPC分类号： H05K3/403 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H01R12/52 , H01R13/2414 , H05K1/0218 , H05K1/0284 , H05K1/141 , H05K1/145 , H05K1/182 , H05K3/20 , H05K3/3442 , H05K3/361 , H05K3/366 , H05K3/368 , H05K2201/043 , H05K2201/048 , H05K2201/049 , H05K2201/055 , H05K2201/056 , H05K2201/09036 , H05K2201/10515 , H05K2201/10689 , H05K2203/302 , Y10T29/49117 , Y10T29/49126 , Y10T29/49208 , H01L2924/00
摘要： A connection member can be produced without a via-forming step. The connection member includes an insulating substrate which has an upper surface, a lower surface opposed to the upper surface, and a side surface which connects these surfaces; and at least one wiring which extends from the upper surface to the lower surface through the side surface.
摘要翻译： 可以在没有通孔形成步骤的情况下制造连接构件。 连接构件包括绝缘基板，其具有上表面，与上表面相对的下表面和连接这些表面的侧表面; 以及至少一个通过侧面从上表面延伸到下表面的布线。
-
公开(公告)号：US07258549B2
公开(公告)日：2007-08-21
申请号：US11060550
申请日：2005-02-18
申请人： Toshiyuki Asahi , Seiji Karashima , Takashi Ichiryu , Seiichi Nakatani , Tousaku Nishiyama , Koichi Hirano , Osamu Shibata , Takeshi Nakayama , Yoshiyuki Saito
发明人： Toshiyuki Asahi , Seiji Karashima , Takashi Ichiryu , Seiichi Nakatani , Tousaku Nishiyama , Koichi Hirano , Osamu Shibata , Takeshi Nakayama , Yoshiyuki Saito
IPC分类号： H01R12/00
CPC分类号： H05K3/403 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H01R12/52 , H01R13/2414 , H05K1/0218 , H05K1/0284 , H05K1/141 , H05K1/145 , H05K1/182 , H05K3/20 , H05K3/3442 , H05K3/361 , H05K3/366 , H05K3/368 , H05K2201/043 , H05K2201/048 , H05K2201/049 , H05K2201/055 , H05K2201/056 , H05K2201/09036 , H05K2201/10515 , H05K2201/10689 , H05K2203/302 , Y10T29/49117 , Y10T29/49126 , Y10T29/49208 , H01L2924/00
摘要： A connection member can be produced without a via-forming step. The connection member includes an insulating substrate which has an upper surface, a lower surface opposed to the upper surface, and a side surface which connects these surfaces; and at least one wiring which extends from the upper surface to the lower surface through the side surface.
摘要翻译： 可以在没有通孔形成步骤的情况下制造连接构件。 连接构件包括绝缘基板，其具有上表面，与上表面相对的下表面和连接这些表面的侧表面; 以及至少一个通过侧面从上表面延伸到下表面的布线。
-
公开(公告)号：US20070151756A1
公开(公告)日：2007-07-05
申请号：US11712943
申请日：2007-03-02
申请人： Yoshihisa Yamashita , Hiroki Yabe , Takashi Ichiryu , Seiichi Nakatani , Satoru Tomekawa , Toshio Fujii , Seiji Karashima
发明人： Yoshihisa Yamashita , Hiroki Yabe , Takashi Ichiryu , Seiichi Nakatani , Satoru Tomekawa , Toshio Fujii , Seiji Karashima
IPC分类号： H05K1/16
CPC分类号： H05K3/4084 , G03G15/225 , H01L2224/16225 , H01L2224/32225 , H01L2224/73204 , H05K1/0393 , H05K3/102 , H05K3/1266 , H05K3/20 , H05K3/207 , H05K3/386 , H05K3/4652 , H05K2201/0376 , H05K2203/0143 , H05K2203/0195 , H05K2203/0517 , H05K2203/1189 , H05K2203/1572 , H01L2924/00
摘要： A flexible substrate comprises a film, a first insulating resin layer on a front face of the film, a second insulating resin layer on a rear face of the film, a front-sided wiring pattern embedded in the first insulating resin layer, and a rear-sided wiring pattern embedded in the second insulating resin layer. A surface of the front-sided wiring pattern is flush with a surface of the first insulating resin layer, and a surface of the rear-sided wiring pattern is flush with a surface of the second insulating resin layer. A part of at least one of the front-sided wiring pattern and the rear-sided wiring pattern is dented toward a part of the other of the at least one of the front-sided wiring pattern and the rear-sided wiring pattern such that a portion of the front-sided wiring pattern and a portion of the rear-sided wiring pattern are jointed to each other to form a junction.
-
公开(公告)号：US08691683B2
公开(公告)日：2014-04-08
申请号：US13046151
申请日：2011-03-11
IPC分类号： H01L21/56
CPC分类号： H01L21/563 , B23K35/0244 , H01L21/67144 , H01L21/6835 , H01L24/11 , H01L24/12 , H01L24/16 , H01L24/75 , H01L24/83 , H01L2224/05568 , H01L2224/05573 , H01L2224/11003 , H01L2224/1131 , H01L2224/13099 , H01L2224/1319 , H01L2224/133 , H01L2224/16 , H01L2224/75 , H01L2224/83192 , H01L2224/8321 , H01L2224/83815 , H01L2224/83886 , H01L2924/00014 , H01L2924/01004 , H01L2924/01005 , H01L2924/01006 , H01L2924/01009 , H01L2924/01011 , H01L2924/01013 , H01L2924/01015 , H01L2924/01019 , H01L2924/0103 , H01L2924/01032 , H01L2924/01033 , H01L2924/01047 , H01L2924/0105 , H01L2924/01056 , H01L2924/01078 , H01L2924/01082 , H01L2924/014 , H01L2924/10329 , H01L2924/14 , H01L2924/18161 , H01L2924/30105 , H05K3/323 , H05K3/3436 , H05K3/3484 , H05K2201/10977 , H05K2203/1361 , Y02P70/613 , Y10T29/53178 , H01L2224/05599
摘要： [Means for Solving Problem] A semiconductor chip 20 having a plurality of electrode terminals 12 is held to oppose a circuit board 21 having a plurality of connection terminals 11 with a given gap provided therebetween, and the semiconductor chip 20 and the circuit board 21 in this state are dipped in a dipping bath 40 containing a melted resin 14 including melted solder particles for a given period of time. In this dipping process, the melted solder particles self-assemble between the connection terminals 11 of the circuit board 21 and the electrode terminals 12 of the semiconductor chip 20, so as to form connectors 22 between these terminals. Thereafter, the semiconductor chip 20 and the circuit board 21 are taken out of the dipping bath 40, and the melted resin 14 having permeated into the gap between the semiconductor chip 20 and the circuit board 21 is cured, so as to complete a flip-chip mounting body.
摘要翻译： 解决问题的手段具有多个电极端子12的半导体芯片20被保持为具有多个连接端子11的电路板21，其间设置有给定的间隙，半导体芯片20和电路板21 将该状态浸渍在包含熔融的焊料颗粒的熔融树脂14的浸渍浴40中一段给定的时间。 在该浸渍过程中，熔融的焊料颗粒自组装在电路板21的连接端子11和半导体芯片20的电极端子12之间，从而在这些端子之间形成连接器22。 此后，半导体芯片20和电路板21从浸渍浴40中取出，并且已经渗透到半导体芯片20和电路板21之间的间隙中的熔融树脂14固化， 芯片安装体。
-
-
-
-
-
-
-
-
-
搜索结果
269 条记录 (耗时 0.029 秒)
