LOW POWER HIGH SPEED RECEIVER WITH REDUCED DECISION FEEDBACK EQUALIZER SAMPLERS
    20.
    发明申请
    LOW POWER HIGH SPEED RECEIVER WITH REDUCED DECISION FEEDBACK EQUALIZER SAMPLERS 审中-公开
    低功率高速接收器,具有降低响应的反馈均衡器采样器

    公开(公告)号:US20160261435A1

    公开(公告)日:2016-09-08

    申请号:US14637291

    申请日:2015-03-03

    Abstract: Described is an apparatus which comprises: a Variable Gain Amplifier (VGA); a set of samplers to sample data output from the VGA according to a clock signal; and a Clock Data Recovery (CDR) circuit to adjust phase of the clock signal such that magnitude of a first post-cursor signal associated with the sampled data is substantially half of a magnitude of a primary cursor tap associated with the sampled data.

    Abstract translation: 描述了一种装置,其包括:可变增益放大器(VGA); 一组采样器,用于根据时钟信号对从VGA输出的数据进行采样; 以及时钟数据恢复(CDR)电路,用于调整时钟信号的相位,使得与采样数据相关联的第一后置光标信号的大小基本上是与采样数据相关联的主光标抽头的幅度的一半。

Patent Agency Ranking