-
公开(公告)号:US20210210436A1
公开(公告)日:2021-07-08
申请号:US17140964
申请日:2021-01-04
Applicant: XINTEC INC.
Inventor: Chia-Ming CHENG , Shu-Ming CHANG
IPC: H01L23/552 , H01L23/528 , H01L23/66
Abstract: A chip package includes a first substrate, a second substrate, a first conductive layer, and a metal layer. The first substrate has a bottom surface and an inclined sidewall adjoining the bottom surface, and an obtuse angle is between the bottom surface and the inclined sidewall. The second substrate is over the first substrate and has a portion that laterally extends beyond the inclined sidewall of the first substrate. The first conductive layer is between the first substrate and the second substrate. The metal layer is on said portion of the second substrate, on the bottom surface and the inclined sidewall of the first substrate, and electrically connected to an end of the first conductive layer.
-
公开(公告)号:US20160315048A1
公开(公告)日:2016-10-27
申请号:US15138167
申请日:2016-04-25
Applicant: XINTEC INC.
Inventor: Yen-Shih HO , Shu-Ming CHANG , Hsing-Lung SHEN , Yu-Hao SU , Kuan-Jung WU , Yi CHENG
IPC: H01L23/522 , H01L23/48 , H01L21/768 , H01L21/288 , C25D17/08 , H01L49/02 , H01L21/673 , H01L21/677 , C25D17/00 , C25D7/12 , H01L27/144 , H01L21/3205
CPC classification number: H01L23/49838 , C25D17/001 , C25D17/005 , C25D17/06 , H01L21/2885 , H01L21/4846 , H01L21/4853 , H01L21/486 , H01L21/68721 , H01L21/76898 , H01L23/481 , H01L23/498 , H01L23/49811 , H01L23/49827 , H01L23/5227 , H01L23/525 , H01L23/53214 , H01L23/53228 , H01L28/10 , H01L2224/11
Abstract: A semiconductor electroplating system includes a conducting ring and at least one conductive device. The conducting ring is used for carrying a wafer. The conducting ring has at least two connecting points. The wafer has a first surface and an opposite second surface. An isolation layer is located on the second surface. Two ends of the conductive device are respectively connected to the two connecting points of the conducting ring. When the conducting ring is immersed in the plating solution and is energized, a redistribution layer that is to be patterned is formed on the isolation layer. The conductive device is used for transmitting a partial current that passes through one of the connecting points to the other connecting point.
Abstract translation: 半导体电镀系统包括导电环和至少一个导电装置。 导电环用于承载晶片。 导电环具有至少两个连接点。 晶片具有第一表面和相对的第二表面。 隔离层位于第二表面上。 导电装置的两端分别连接到导电环的两个连接点。 当导电环浸入电镀溶液中并通电时,在隔离层上形成待图案化的再分配层。 导电装置用于将通过其中一个连接点的部分电流传送到另一个连接点。
-
公开(公告)号:US20160141254A1
公开(公告)日:2016-05-19
申请号:US15008202
申请日:2016-01-27
Applicant: XINTEC INC.
Inventor: Yi-Min LIN , Yi-Ming CHANG , Shu-Ming CHANG , Yen-Shih HO , Tsang-Yu LIU , Chia-Ming CHENG
IPC: H01L23/552 , H01L23/544 , H01L23/00 , H01L21/78
CPC classification number: H01L23/552 , H01L21/4814 , H01L21/78 , H01L23/544 , H01L24/02 , H01L24/03 , H01L24/05 , H01L24/45 , H01L24/48 , H01L24/85 , H01L24/92 , H01L25/0657 , H01L29/0657 , H01L2223/5446 , H01L2224/02313 , H01L2224/0235 , H01L2224/02371 , H01L2224/0239 , H01L2224/03614 , H01L2224/04042 , H01L2224/04105 , H01L2224/05548 , H01L2224/05571 , H01L2224/451 , H01L2224/48225 , H01L2224/48227 , H01L2224/4847 , H01L2224/92 , H01L2924/00014 , H01L2924/10155 , H01L2924/10156 , H01L2924/10157 , H01L2924/13091 , H01L2924/1461 , H01L2924/00 , H01L2924/01029 , H01L2924/01079 , H01L2924/01078 , H01L2924/01028 , H01L2924/0105 , H01L2924/01013 , H01L2924/01047 , H01L2924/01022 , H01L2924/01074 , H01L2924/00012 , H01L2224/85 , H01L2924/014 , H01L2224/85399 , H01L2224/05599
Abstract: An embodiment of the invention provides a chip package which includes: a semiconductor substrate having a first surface and a second surface; a first recess extending from the first surface towards the second surface; a second recess extending from a bottom of the first recess towards the second surface, wherein a sidewall and the bottom of the first recess and a second sidewall and a second bottom of the second recess together form an exterior side surface of the semiconductor substrate; a wire layer disposed over the first surface and extending into the first recess and/or the second recess; an insulating layer positioned between the wire layer and the semiconductor substrate; and a metal light shielding layer disposed over the first surface and having at least one hole, wherein a shape of the at least one hole is a quadrangle.
Abstract translation: 本发明的实施例提供一种芯片封装,其包括:具有第一表面和第二表面的半导体衬底; 从所述第一表面延伸到所述第二表面的第一凹部; 从所述第一凹部的底部朝向所述第二表面延伸的第二凹部,其中所述第一凹部的侧壁和所述底部以及所述第二凹部的第二侧壁和第二底部一起形成所述半导体衬底的外侧表面; 布置在所述第一表面上并延伸到所述第一凹部和/或所述第二凹部中的导线层; 位于所述导线层和所述半导体基板之间的绝缘层; 以及设置在所述第一表面上并且具有至少一个孔的金属遮光层,其中所述至少一个孔的形状是四边形。
-
公开(公告)号:US20160111555A1
公开(公告)日:2016-04-21
申请号:US14971395
申请日:2015-12-16
Applicant: XINTEC INC.
Inventor: Tsang-Yu LIU , Shu-Ming CHANG , Po-Han LEE
IPC: H01L31/0203 , H01L31/02 , H01L31/18
CPC classification number: H01L31/0203 , H01L23/3128 , H01L23/481 , H01L24/12 , H01L24/13 , H01L31/02005 , H01L31/18 , H01L2224/131 , H01L2224/73253 , Y02P70/521 , H01L2924/014
Abstract: A method of manufacturing chip package includes providing a semiconductor wafer having a plurality of semiconductor chips. An outer spacer and a plurality of inner spacers are formed on the semiconductor wafer. A protection lid is formed and disposed on the outer spacer and the inner spacers. A plurality of cavities is formed on each of the semiconductor chips from a lower surface thereof to expose the conductive pad disposed on the upper surface of the semiconductor chip. A plurality of conductive portions is formed and fills each of the cavities and electrically connected to each of the conductive pads. A plurality of solder balls is disposed on the lower surface and electrically connected to each of the conductive portions. The semiconductor chips are separated by cutting along a plurality of cutting lines between each of the semiconductor chips.
Abstract translation: 制造芯片封装的方法包括提供具有多个半导体芯片的半导体晶片。 在半导体晶片上形成有外隔离物和多个内隔离物。 保护盖形成并设置在外隔离件和内间隔件上。 从其下表面在每个半导体芯片上形成多个空腔,以露出设置在半导体芯片的上表面上的导电焊盘。 形成多个导电部分,并填充每个空腔并电连接到每个导电焊盘。 多个焊球设置在下表面并电连接到每个导电部分。 半导体芯片通过沿着每个半导体芯片之间的多个切割线进行切割来分离。
-
公开(公告)号:US20150295097A1
公开(公告)日:2015-10-15
申请号:US14682888
申请日:2015-04-09
Applicant: XINTEC INC.
Inventor: Tsang-Yu LIU , Shu-Ming CHANG , Po-Han LEE
IPC: H01L31/0203 , H01L31/02 , H01L31/18
CPC classification number: H01L31/0203 , H01L23/3128 , H01L23/481 , H01L24/12 , H01L24/13 , H01L31/02005 , H01L31/18 , H01L2224/131 , H01L2224/73253 , Y02P70/521 , H01L2924/014
Abstract: A chip package includes semiconductor chips, inner spacers, cavities, conductive portions and solder balls. The semiconductor chip has at least an electronic component and at least an electrically conductive pad disposed on an upper surface thereof. The conductive pad is arranged abreast to one side of the electronic component and electrically connected thereto. The cavities open to a lower surface of the semiconductor chip and extend toward the upper surface to expose the conductive pad on the upper surface. The conductive portions fill the cavities from the lower surface and electrically connected the to conductive pad. The solder balls are disposed on the lower surface and electrically connected to the conductive portions. A gap is created between an outer wall of the inner spacers and an edge of the semiconductor chip.
Abstract translation: 芯片封装包括半导体芯片,内部间隔件,空腔,导电部分和焊球。 半导体芯片至少具有电子部件,并且至少设置在其上表面上的导电焊盘。 导电焊盘与电子部件的一侧并排设置并与之电连接。 空腔通向半导体芯片的下表面并朝向上表面延伸以暴露上表面上的导电焊盘。 导电部分从下表面填充空腔并电连接到导电垫。 焊球设置在下表面上并电连接到导电部分。 在内隔板的外壁和半导体芯片的边缘之间产生间隙。
-
公开(公告)号:US20150270236A1
公开(公告)日:2015-09-24
申请号:US14662151
申请日:2015-03-18
Applicant: XINTEC INC.
Inventor: Yen-Shih HO , Chia-Ming CHENG , Shu-Ming CHANG
IPC: H01L23/00
CPC classification number: H01L24/14 , H01L23/525 , H01L24/03 , H01L24/05 , H01L24/06 , H01L24/13 , H01L29/0657 , H01L2224/02233 , H01L2224/02313 , H01L2224/0235 , H01L2224/0236 , H01L2224/0237 , H01L2224/02371 , H01L2224/02375 , H01L2224/0239 , H01L2224/0401 , H01L2224/05647 , H01L2224/05655 , H01L2224/131 , H01L2224/13111 , H01L2224/14155 , H01L2224/14165 , H01L2924/014 , H01L2924/01029 , H01L2924/01013 , H01L2924/00014
Abstract: The present invention provides a chip package that includes a semiconductor chip, at least one recess, a plurality of first redistribution metal lines, and at least one protrusion. The semiconductor chip has a plurality of conductive pads disposed on an upper surface of the semiconductor chip. The recess extends from the upper surface to a lower surface of the semiconductor chip, and is arranged on the side of the semiconductor chip. The first redistribution metal lines are disposed on the upper surface, electrically connected to the conductive pad individually, and extended into the recesses separately. The protrusion is disposed in the recess and located between the adjacent first redistribution metal lines.
Abstract translation: 本发明提供了一种芯片封装,其包括半导体芯片,至少一个凹槽,多个第一再分布金属线以及至少一个突起。 半导体芯片具有设置在半导体芯片的上表面上的多个导电焊盘。 凹部从半导体芯片的上表面延伸到下表面,并且布置在半导体芯片的侧面上。 第一再分布金属线设置在上表面上,分别电连接到导电垫,并分别延伸到凹槽中。 突出部设置在凹部中并且位于相邻的第一再分布金属线之间。
-
公开(公告)号:US20140264785A1
公开(公告)日:2014-09-18
申请号:US14207224
申请日:2014-03-12
Applicant: XINTEC INC.
Inventor: Yi-Min LIN , Yi-Ming CHANG , Shu-Ming CHANG , Yen-Shih HO , Tsang-Yu LIU , Chia-Ming CHENG
IPC: H01L23/552 , H01L21/48 , H01L21/78
CPC classification number: H01L23/552 , H01L21/4814 , H01L21/78 , H01L23/544 , H01L24/02 , H01L24/03 , H01L24/05 , H01L24/45 , H01L24/48 , H01L24/85 , H01L24/92 , H01L25/0657 , H01L29/0657 , H01L2223/5446 , H01L2224/02313 , H01L2224/0235 , H01L2224/02371 , H01L2224/0239 , H01L2224/03614 , H01L2224/04042 , H01L2224/04105 , H01L2224/05548 , H01L2224/05571 , H01L2224/451 , H01L2224/48225 , H01L2224/48227 , H01L2224/4847 , H01L2224/92 , H01L2924/00014 , H01L2924/10155 , H01L2924/10156 , H01L2924/10157 , H01L2924/13091 , H01L2924/1461 , H01L2924/00 , H01L2924/01029 , H01L2924/01079 , H01L2924/01078 , H01L2924/01028 , H01L2924/0105 , H01L2924/01013 , H01L2924/01047 , H01L2924/01022 , H01L2924/01074 , H01L2924/00012 , H01L2224/85 , H01L2924/014 , H01L2224/85399 , H01L2224/05599
Abstract: An embodiment of the invention provides a chip package which includes: a semiconductor substrate having a first surface and a second surface; a first recess extending from the first surface towards the second surface; a second recess extending from a bottom of the first recess towards the second surface, wherein a sidewall and the bottom of the first recess and a second sidewall and a second bottom of the second recess together form an exterior side surface of the semiconductor substrate; a wire layer disposed over the first surface and extending into the first recess and/or the second recess; an insulating layer positioned between the wire layer and the semiconductor substrate; and a metal light shielding layer disposed over the first surface and having at least one hole, wherein a shape of the at least one hole is a quadrangle.
Abstract translation: 本发明的实施例提供一种芯片封装,其包括:具有第一表面和第二表面的半导体衬底; 从所述第一表面延伸到所述第二表面的第一凹部; 从所述第一凹部的底部朝向所述第二表面延伸的第二凹部,其中所述第一凹部的侧壁和所述底部以及所述第二凹部的第二侧壁和第二底部一起形成所述半导体衬底的外侧表面; 布置在所述第一表面上并延伸到所述第一凹部和/或所述第二凹部中的导线层; 位于所述导线层和所述半导体基板之间的绝缘层; 以及设置在所述第一表面上并且具有至少一个孔的金属遮光层,其中所述至少一个孔的形状是四边形。
-
公开(公告)号:US20130307161A1
公开(公告)日:2013-11-21
申请号:US13895219
申请日:2013-05-15
Applicant: Xintec Inc.
Inventor: Shu-Ming CHANG , Yu-Ting HUANG , Tsang-Yu LIU , Yen-Shih HO
IPC: H01L23/538 , H01L21/78
CPC classification number: H01L23/5384 , B81B7/007 , B81B2207/095 , B81B2207/096 , H01L21/6835 , H01L21/78 , H01L23/481 , H01L23/60 , H01L24/02 , H01L24/03 , H01L24/05 , H01L24/08 , H01L24/11 , H01L24/13 , H01L24/29 , H01L24/32 , H01L24/80 , H01L24/83 , H01L24/92 , H01L24/94 , H01L2221/68327 , H01L2221/68381 , H01L2224/02331 , H01L2224/02371 , H01L2224/03002 , H01L2224/0401 , H01L2224/05548 , H01L2224/05617 , H01L2224/05624 , H01L2224/08147 , H01L2224/08148 , H01L2224/13021 , H01L2224/13024 , H01L2224/131 , H01L2224/2919 , H01L2224/32225 , H01L2224/8385 , H01L2224/92 , H01L2224/94 , H01L2924/10155 , H01L2924/1306 , H01L2924/13091 , H01L2924/1461 , H01L2924/00 , H01L2924/014 , H01L2924/00014 , H01L2924/01032 , H01L2224/80 , H01L2224/83 , H01L21/304 , H01L21/76898 , H01L2221/68304 , H01L2224/0231 , H01L2224/11
Abstract: An embodiment of the invention provides a chip package which includes: a first substrate; a second substrate disposed thereon, wherein the second substrate includes a lower semiconductor layer, an upper semiconductor layer, and an insulating layer therebetween, and a portion of the lower semiconductor layer electrically contacts with at least one pad on the first substrate; a conducting layer disposed on the upper semiconductor layer of the second substrate and electrically connected to the portion of the lower semiconductor layer electrically contacting with the at least one pad; an opening extending from the upper semiconductor layer towards the lower semiconductor layer and extending into the lower semiconductor layer; and a protection layer disposed on the upper semiconductor layer and the conducting layer, wherein the protection layer extends onto a portion of a sidewall of the opening, and does not cover the lower semiconductor layer in the opening.
Abstract translation: 本发明的实施例提供一种芯片封装,其包括:第一基板; 设置在其上的第二基板,其中所述第二基板包括下半导体层,上半导体层和绝缘层,并且所述下半导体层的一部分与所述第一基板上的至少一个焊盘电接触; 导电层,其设置在所述第二基板的所述上半导体层上并电连接到所述下半导体层与所述至少一个焊盘电接触的部分; 从上半导体层向下半导体层延伸并延伸到下半导体层的开口; 以及设置在所述上半导体层和所述导电层上的保护层,其中所述保护层延伸到所述开口的侧壁的一部分上,并且不覆盖所述开口中的下半导体层。
-
公开(公告)号:US20130207240A1
公开(公告)日:2013-08-15
申请号:US13829802
申请日:2013-03-14
Applicant: XINTEC INC.
Inventor: Hung-Jen LEE , Shu-Ming CHANG , Chen-Han CHIANG , Tsang-Yu LIU , Yen-Shih HO
IPC: H01L23/544
CPC classification number: H01L23/544 , H01L21/561 , H01L21/6836 , H01L23/16 , H01L23/3114 , H01L23/49816 , H01L23/49827 , H01L23/562 , H01L24/13 , H01L24/29 , H01L24/30 , H01L24/32 , H01L24/73 , H01L24/83 , H01L24/94 , H01L2221/68327 , H01L2221/68377 , H01L2223/5446 , H01L2224/02377 , H01L2224/0401 , H01L2224/05008 , H01L2224/131 , H01L2224/29011 , H01L2224/29013 , H01L2224/29124 , H01L2224/2957 , H01L2224/296 , H01L2224/3003 , H01L2224/30155 , H01L2224/32225 , H01L2224/73253 , H01L2224/83125 , H01L2224/83127 , H01L2224/83192 , H01L2224/83895 , H01L2224/94 , H01L2924/014 , H01L2924/12041 , H01L2924/1461 , H01L2224/11 , H01L2224/03 , H01L2224/83 , H01L2924/00014 , H01L2924/01032 , H01L2924/00
Abstract: An embodiment of the present invention provides a manufacturing method of a chip package structure including: providing a first substrate having a plurality of predetermined scribe lines defined thereon, wherein the predetermined scribe lines define a plurality of device regions; bonding a second substrate to the first substrate, wherein a spacing layer is disposed therebetween and has a plurality of chip support rings located in the device regions respectively and a cutting support structure located on peripheries of the chip support rings, and the spacing layer has a gap pattern separating the cutting support structure from the chip support rings; and cutting the first substrate and the second substrate to form a plurality of chip packages. Another embodiment of the present invention provides a chip package structure.
Abstract translation: 本发明的一个实施例提供了一种芯片封装结构的制造方法,包括:提供具有限定在其上的多个预定划线的第一基板,其中,所述预定划线限定多个器件区域; 将第二基板接合到第一基板,其中间隔层设置在其间并且分别具有位于装置区域中的多个芯片支撑环和位于芯片支撑环的周边的切割支撑结构,并且间隔层具有 将切割支撑结构与芯片支撑环分离的间隙图案; 以及切割所述第一基板和所述第二基板以形成多个芯片封装。 本发明的另一个实施例提供一种芯片封装结构。
-
公开(公告)号:US20230230933A1
公开(公告)日:2023-07-20
申请号:US18149029
申请日:2022-12-30
Applicant: XINTEC INC.
Inventor: Chia-Ming CHENG , Chaung-Lin LAI , Shu-Ming CHANG , Tsang-Yu LIU
IPC: H01L23/544 , H01L27/146
CPC classification number: H01L23/544 , H01L27/14618 , H01L27/14683 , H01L2223/54433
Abstract: A chip package includes a sensing element, a dam layer, and a light transmissive cover. A surface of the sensing element has a sensing area and a conductive pad. The conductive pad is adjacent to an edge of the surface of the sensing element. The dam layer is located on the surface of the sensing element and surrounds the sensing area. The dam layer has a main portion and plural mark portions. The mark portions are respectively located in plural corners of the main portion, located in a sidewall of the main portion, respectively located on plural corners of the sensing element, respectively located on plural inner edges of the main portion, or respectively located on plural outer edges of the main portion. The light transmissive cover is located on the dam layer.
-
-
-
-
-
-
-
-
-