利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

7 条记录 (耗时 0.016 秒)

    System and method for alias mapping of address space
    1.
    发明申请
    System and method for alias mapping of address space 失效
    用于地址空间的别名映射的系统和方法

    公开(公告)号：US20070028072A1

    公开(公告)日：2007-02-01

    申请号：US11190224

    申请日：2005-07-26

    申请人： James Hennessy ,  William Holder ,  Damian Osisek

    发明人： James Hennessy ,  William Holder ,  Damian Osisek

    IPC分类号： G06F12/00

    CPC分类号： G06F12/109 ,  G06F12/126 ,  G06F2212/6042

    摘要： Mapping of address space by providing real storage including first and second address spaces. The second address space is smaller than and contained within the first address space. Provided within virtual storage is a system execution space. Providing within the system execution space is a system execution area having a size equal to or less than the second address space. The system execution area includes a control program having a first portion capable of addressing the first address space and the system execution space, a second portion constrained to address only the second address space and the system execution area, and at least one alias page. Responsive to a control program request for a first page in the virtual storage, a first frame is assigned in real storage corresponding to the page. Responsive to a request from the second portion of the control program for the first page, allocating an alias page in the system execution area, the alias page backed by the first frame.

    摘要翻译： 通过提供包括第一和第二地址空间的真实存储来映射地址空间。 第二地址空间小于并包含在第一地址空间内。 在虚拟存储中提供的是系统执行空间。 在系统执行空间内提供具有等于或小于第二地址空间的大小的系统执行区域。 系统执行区域包括具有能够寻址第一地址空间和系统执行空间的第一部分的控制程序，被限制为仅寻址第二地址空间和系统执行区域的第二部分以及至少一个别名页面。 响应于对虚拟存储器中的第一页的控制程序请求，在对应于页面的实际存储中分配第一帧。 响应于来自第一页面的控制程序的第二部分的请求，在系统执行区域中分配别名页面，由第一帧支持的别名页面。

    System and method for testing for memory address aliasing errors
    5.
    发明申请
    System and method for testing for memory address aliasing errors 有权
    用于测试内存地址混叠错误的系统和方法

    公开(公告)号：US20070028075A1

    公开(公告)日：2007-02-01

    申请号：US11190710

    申请日：2005-07-26

    申请人： William Holder ,  Damian Osisek ,  Thomas Vail ,  Donald Wilton

    发明人： William Holder ,  Damian Osisek ,  Thomas Vail ,  Donald Wilton

    IPC分类号： G06F12/00

    CPC分类号： G11C29/02 ,  G11C29/024 ,  G11C29/025

    摘要： Aliasing errors, occasioned by including extra or missing bits, wrong addressing mode, or wrong address context, are detected by providing a storage configuration including gaps in valid addresses. An exception is thrown responsive to an address reference to a gap. Gaps are configured at complementary address ranges to facilitate detection of aliasing errors.

    摘要翻译： 通过提供包括有效地址间隙的存储配置来检测混淆错误，包括额外的或缺少的位，错误的寻址模式或错误的地址上下文。 响应于对间隙的地址引用而引发异常。 间隙配置在互补地址范围，以便于检测混叠误差。