摘要:
A method of forming a solder joint, the method comprising: (i) providing a solder flux; (ii) providing solder particles; (iii) providing two or more work pieces to be joined; and (iv) heating the solder flux and the solder particles in the vicinity of the two or more work pieces to be joined to form: (i) a solder joint between the two or more work pieces to be joined, and (ii) a solder flux residue. The solder flux residue substantially covers the exposed surfaces of the solder joint.
摘要:
Packaged semiconductor devices, methods of packaging semiconductor devices, and package-on-package (PoP) devices are disclosed. In some embodiments, a method of packaging a semiconductor device includes forming through-package vias (TPVs) over a carrier, and coupling a semiconductor device to the carrier. The semiconductor device includes contact pads disposed on a surface thereof and an insulating material disposed over the contact pads. A molding material is formed over the carrier between the TPVs and the semiconductor device. Openings are formed in the insulating material using a laser drilling process over the contact pads, and a redistribution layer (RDL) is formed over the insulating material and the openings in the insulating material. A portion of the RDL is coupled to a top surface of each of the contact pads.
摘要:
A manufacturing method of a semiconductor module, includes: forming a Ni plating layer on a surface of a first lead frame; forming a Au plating layer on a surface of the Ni plating layer; manufacturing an intermediate body that a semiconductor element is soldered to the first lead frame; forming a primer layer by applying a primer to a surface of the intermediate body and then drying the primer; molding a sealing resin body on a surface of the primer layer; and performing heat treatment so that Ni included in the Ni plating layer is dispersed in the Au plating layer.
摘要:
An electronic device comprising a carrier having a mounting surface, at least one electronic chip mounted on the mounting surface, an encapsulant at least partially encapsulating the carrier and the at least one electronic chip, and a plurality of capsules in the encapsulant, wherein the capsules comprise a core comprising an additive and comprise a shell, in particular a crackable shell, enclosing the core.
摘要:
Packaged semiconductor devices, methods of packaging semiconductor devices, and package-on-package (PoP) devices are disclosed. In some embodiments, a method of packaging a semiconductor device includes forming through-package vias (TPVs) over a carrier, and coupling a semiconductor device to the carrier. The semiconductor device includes contact pads disposed on a surface thereof and an insulating material disposed over the contact pads. A molding material is formed over the carrier between the TPVs and the semiconductor device. Openings are formed in the insulating material using a laser drilling process over the contact pads, and a redistribution layer (RDL) is formed over the insulating material and the openings in the insulating material. A portion of the RDL is coupled to a top surface of each of the contact pads.
摘要:
Packaged semiconductor devices, methods of packaging semiconductor devices, and package-on-package (PoP) devices are disclosed. In some embodiments, a method of packaging a semiconductor device includes forming through-package vias (TPVs) over a carrier, and coupling a semiconductor device to the carrier. The semiconductor device includes contact pads disposed on a surface thereof and an insulating material disposed over the contact pads. A molding material is formed over the carrier between the TPVs and the semiconductor device. Openings are formed in the insulating material using a laser drilling process over the contact pads, and a redistribution layer (RDL) is formed over the insulating material and the openings in the insulating material. A portion of the RDL is coupled to a top surface of each of the contact pads.
摘要:
In a structure of a semiconductor device, a Si chip and a metal leadframe are jointed by metallic bond via a porous joint layer made of high conductive metal, having a three-dimensional network structure and using Ag as a bonding material, and a film containing Zn oxide or Al oxide is formed on a surface of a semiconductor assembly contacting to a polymer resin. In this manner, by the joint with the joint layer having the porous structure mainly made of Ag, thermal stress load of the Si chip can be reduced, and fatigue life of the joint layer itself can be improved. Besides, since adhesion of the polymer resin to the film can be enhanced by the anchor effect, occurrence of cracks in a bonding portion can be prevented, so that a highly-reliable Pb-free semiconductor device can be provided.
摘要:
An object of the present invention is to provide a composition of a sintering Ag paste which can metallically bond to a nonprecious metal member with high strength as well as to a precious metal member, in a sintering Ag paste which metallically bonds to a metal at a low temperature, and to provide a bonding method to obtain a joint part having high strength. The sintering Ag paste is a material containing a solution of an organic silver complex that is easily decomposed by heat regardless of an atmosphere. Furthermore, the bonding method includes: metallizing a face of a nonprecious metal with Ag in a non-oxidizing atmosphere in a step prior to sintering Ag particles; and then sintering the Ag particles in an oxidizing atmosphere.
摘要:
A method for manufacturing a display device includes checking a particle positioned between a display panel and a connecting member, irradiating a laser to an upper surface of the connecting member overlapping at least a part of the particle, removing the connecting member overlapping a region to which the laser is irradiated, removing the particle overlapping a region to which the laser is irradiated, and disposing a desiccant in a hole formed by removing the connecting member and the particle.
摘要:
Some embodiments relate to a three-dimensional (3D) integrated circuit (IC). The 3D IC includes a first IC die comprising a first semiconductor substrate, and a first interconnect structure over the first semiconductor substrate. The 3D IC also includes a second IC die comprising a second semiconductor substrate, and a second interconnect structure that separates the second semiconductor substrate from the first interconnect structure. A seal ring structure separates the first interconnect structure from the second interconnect structure and perimetrically surrounds a gas reservoir between the first IC die and second IC die. The seal ring structure includes a sidewall gas-vent opening structure configured to allow gas to pass between the gas reservoir and an ambient environment surrounding the 3D IC.